SN74SSQEA32882 - 28-Bit to 56-Bit Registered Buffer

Product Overview

Texas Instruments

Datasheet Details

Part number	SN74SSQEA32882
Manufacturer	Texas Instruments
File Size	745.48 KB
Description	28-Bit to 56-Bit Registered Buffer
Datasheet	SN74SSQEA32882 Datasheet
Additional preview pages of the SN74SSQEA32882 datasheet.

Product details

Description

This JEDEC SSTE32882-compliant, 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity is designed for operation on DDR3 registered DIMMs with VDD of 1.5 V and on DDR3L registered DIMMs with VDD of 1.35 V.

Features

1.
JEDEC SSTE32882 Compliant.
1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs Support Stacked DDR3 RDIMMs.
CKE Powerdown Mode for Optimized System Power Consumption.
1.5V/1.35V Phase Lock Loop Clock Driver for Buffering One Differential Clock Pair (CK and CK) and Distributing to Four Differential Outputs.
1.5V/1.35V CMOS Inputs.
Checks Parity on Command and Address (CS-Gated) Data Inputs.
Configurable Driver Strength.

📁 Similar Datasheet

SN74S1051 - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
SN74S1051R - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
SN74S1051T - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
SN74S350 - 4 Bit Shifter (AMD)
SN74S557 - (SN74S557 / SN74S558) 8x8 High Speed Schottky Multipliers (Monolithic Memories)
SN74S558 - (SN74S557 / SN74S558) 8x8 High Speed Schottky Multipliers (Monolithic Memories)
SN74S74N - Dual D-Type Flip-Flop (ETC)
SN74101 - AND-OR Gate (ETC)

Other Datasheets by Texas Instruments

SN74SSQE32882 - 28-BIT TO 56-BIT REGISTERED BUFFER
SN74SSQEB32882 - 28-Bit to 56-Bit Registered Buffer
SN74SSQEC32882 - 28-Bit to 56-Bit Registered Buffer
SN74SSTEB32866 - 1.5V/1.8V 25-BIT CONFIGURABLE REGISTERED BUFFER
SN74SSTU32864 - 25-BIT CONFIGURABLE REGISTERED BUFFER
SN74SSTU32864C - 25-BIT CONFIGURABLE REGISTERED BUFFER

Published: Jul 9, 2024 |