Datasheet4U Logo Datasheet4U.com

TL16C550BI - ACE

Download the TL16C550BI datasheet PDF. This datasheet also covers the TL16C550B variant, as both devices belong to the same ace family and are provided as variant models within a single manufacturer datasheet.

General Description

The TL16C550B and the TL16C550BI are functional upgrades of the TL16C450 asynchronous communications element (ACE).

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TL16C550B-etcTI.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TL1003 Thyristors ST Microelectronics
TL1006 SCR ST Microelectronics
TL100V Single Level 3.81 mm Pitch Vertical PCB Terminal Blocks CONNECTWELL
TL100V-2P Single Level 3.81 mm Pitch Vertical PCB Terminal Blocks CONNECTWELL
TL100V-3P Single Level 3.81 mm Pitch Vertical PCB Terminal Blocks CONNECTWELL

Other Datasheets by Texas Instruments

Part Number Description
TL16C550B ACE
TL16C550C Asynchronous Communications Element
TL16C550CI Asynchronous Communications Element
TL16C550D ACE
TL16C550DI ACE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TL16C550B, TL16C550BI ASYNCHRONOUS COMMUNICATIONS ELEMENT D Capable of Running With All Existing TL16C450 Software D After Reset, All Registers Are Identical to the TL16C450 Register Set D In the FIFO Mode, Transmitter and Receiver Are Each Buffered With 16-Byte FIFOs to Reduce the Number of Interrupts to the CPU D In the TL16C450 Mode, Hold and Shift Registers Eliminate the Need for Precise Synchronization Between the CPU and Serial Data D Programmable Baud Rate Generator Allows Division of Any Input Reference Clock by 1 to (216 – 1) and Generates an Internal 16× Clock D Standard Asynchronous Communication Bits (Start, Stop, and Parity) Added to or Deleted From the Serial Data Stream D Independent Receiver Clock Input D Transmit, Receive, Line Status, and Data Set Interrupts Independentl