TMS29F008T
Feature of
Program/Erase Cycle pletion
- Hardware Method for Detection of
Program/Erase Cycle pletion
Through Ready/Busy (RY/BY) Output Pin
"D High-Speed Data Access at 5-V VCC 10% at Three Temperature Ranges
- 80 ns mercial . . . 0°C to 70°C
- 90 ns mercial . . . 0°C to 70°C
- 100 ns Extended . . .
- 40°C to 85°C
- 120 ns Automotive . . .
- 40°C to 125°C
A[0 :19] DQ[0 :7] CE OE NC RESET RY / BY VCC VSS WE
PIN NOMENCLATURE
Address Inputs Data In / Data out Chip Enable Output Enable No Internal Connection Reset / Deep Power Down Ready / Busy Output Power Supply Ground Write Enable
PRODUCT PREVIEW
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas...
