Datasheet4U Logo Datasheet4U.com

TMS320C6711D - Floating-Point Digital Signal Processor

General Description

.

.

.

.

.

.

Key Features

  • Hardware Support for IEEE Single-Precision and Double-Precision Instructions.
  • Byte-Addressable (8-, 16-, 32-Bit Data).
  • 8-Bit Overflow Protection.
  • Saturation.
  • Bit-Field Extract, Set, Clear.
  • Bit-Counting.
  • Normalization D L1/L2 Memory Architecture.
  • 32K-Bit (4K-Byte) L1P Program Cache (Direct Mapped).
  • 32K-Bit (4K-Byte) L1D Data Cache (2-Way Set-Associative).
  • 512K-Bit (64K-Byte) L2 Unified Mapped RAM/Cache (Fle.

📥 Download Datasheet

Full PDF Text Transcription for TMS320C6711D (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for TMS320C6711D. For precise diagrams, and layout, please refer to the original PDF.

TMS320C6711D FLOATINGĆPOINT DIGITAL SIGNAL PROCESSOR D Excellent-Price/Performance Floating-Point Digital Signal Processor (DSP): TMS320C6711D − Eight 32-Bit Instructions...

View more extracted text
gital Signal Processor (DSP): TMS320C6711D − Eight 32-Bit Instructions/Cycle − 167-, 200-, 250-MHz Clock Rates − 6-, 5-, 4-ns Instruction Cycle Time − 1000, 1200, 1500 MFLOPS D Advanced Very Long Instruction Word (VLIW) C67x DSP Core − Eight Highly Independent Functional Units: − Four ALUs (Floating- and Fixed-Point) − Two ALUs (Fixed-Point) − Two Multipliers (Floating- and Fixed-Point) − Load-Store Architecture With 32 32-Bit General-Purpose Registers − Instruction Packing Reduces Code Size − All Instructions Conditional D Instruction Set Features − Hardware Support for IEEE Single-Precision and Double-Precision Instruct