Datasheet4U Logo Datasheet4U.com

TMS320F28026F - Microcontroller

This page provides the datasheet information for the TMS320F28026F, a member of the TMS320F28027 Microcontroller family.

Datasheet Summary

Description

C2000™ 32-bit microcontrollers are optimized for processing, sensing, and actuation to improve closedloop performance in real-time control applications such as industrial motor drives; solar inverters and digital power; electrical vehicles and transportation; motor control; and sensing and signal pr

Features

  • 1.
  • High-efficiency 32-bit CPU (TMS320C28x).
  • 60 MHz (16.67-ns cycle time).
  • 50 MHz (20-ns cycle time).
  • 40 MHz (25-ns cycle time).
  • 16 × 16 and 32 × 32 MAC operations.
  • 16 × 16 dual MAC.
  • Harvard bus architecture.
  • Atomic operations.
  • Fast interrupt response and processing.
  • Unified memory programming model.
  • Code-efficient (in C/C++ and Assembly).
  • Endianness: Little endian.
  • Low cost for bo.

📥 Download Datasheet

Datasheet preview – TMS320F28026F

📁 Similar Datasheet

  • TMS320C5515 - USB Stick Technical Reference (SPECTRUM DIGITAL)
  • TMS3450NL - LED Duplex Digital Radio Clock (ETC)
  • TMS374 - ECU DECODER (ETC)
  • TMS-108-xx - Micro Strips (Samtec)
  • TMS06105 - AC/DC Power Modules (TRACO POWER)
  • TMS06112 - AC/DC Power Modules (TRACO POWER)
  • TMS06115 - AC/DC Power Modules (TRACO POWER)
  • TMS06124 - AC/DC Power Modules (TRACO POWER)
  • TMS06212 - AC/DC Power Modules (TRACO POWER)
  • TMS06215 - AC/DC Power Modules (TRACO POWER)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
Product Folder Order Now Technical Documents Tools & Software Support & Community TMS320F28027, TMS320F28027F, TMS320F28026, TMS320F28026F, TMS320F28023 TMS320F28022, TMS320F28021, TMS320F28020, TMS320F280200 SPRS523N – NOVEMBER 2008 – REVISED JUNE 2020 TMS320F2802x Microcontrollers 1 Device Overview 1.1 Features 1 • High-efficiency 32-bit CPU (TMS320C28x) – 60 MHz (16.67-ns cycle time) – 50 MHz (20-ns cycle time) – 40 MHz (25-ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ and Assembly) • Endianness: Little endian • Low cost for both device and system: – Single 3.
Published: |