Datasheet4U Logo Datasheet4U.com

TMS320LC543 - Floating-Point Digital Signal Processor

This page provides the datasheet information for the TMS320LC543, a member of the TMS320C541 Floating-Point Digital Signal Processor family.

Datasheet Summary

Description

The TMS320C54x, TMS320LC54x, and TMS320VC54x fixed-point, digital signal processor (DSP) families (hereafter referred to as the ’54x unless otherwise specified) are based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses.

📥 Download Datasheet

Datasheet preview – TMS320LC543

Datasheet Details

Part number TMS320LC543
Manufacturer Texas Instruments
File Size 1.53 MB
Description Floating-Point Digital Signal Processor
Datasheet download datasheet TMS320LC543 Datasheet
Additional preview pages of the TMS320LC543 datasheet.

📁 Similar Datasheet

  • TMS320C5515 - USB Stick Technical Reference (SPECTRUM DIGITAL)
  • TMS3450NL - LED Duplex Digital Radio Clock (ETC)
  • TMS374 - ECU DECODER (ETC)
  • TMS-108-xx - Micro Strips (Samtec)
  • TMS06105 - AC/DC Power Modules (TRACO POWER)
  • TMS06112 - AC/DC Power Modules (TRACO POWER)
  • TMS06115 - AC/DC Power Modules (TRACO POWER)
  • TMS06124 - AC/DC Power Modules (TRACO POWER)
  • TMS06212 - AC/DC Power Modules (TRACO POWER)
  • TMS06215 - AC/DC Power Modules (TRACO POWER)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
TMS320C54x, TMS320LC54x, TMS320VC54x FIXED-POINT DIGITAL SIGNAL PROCESSORS D Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus D 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators D 17- × 17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation D Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator D Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle D Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs) D Data Bus With a Bus Holder Feature D Address Bus With a Bus Holder Fe
Published: |