TPIC5201 - DUAL POWER DMOS ARRAY

Description

The TPIC5201 is a power monolithic DMOS array that consists of dual independent N-channel enhancement-mode DMOS transistors.

SEPTEMBER 1992 KV PACKAGE (TOP VIEW) 7 SOURCE2 6 DRAIN2 5 GATE2 4 GND

Texas Instruments

📥 Download Datasheet

Datasheet Details

Part number	TPIC5201
Manufacturer	Texas Instruments
File Size	224.83 KB
Description	DUAL POWER DMOS ARRAY
Datasheet	TPIC5201 Datasheet
Additional preview pages of the TPIC5201 datasheet.

📁 Similar Datasheet

TPI - Tripolar protection (STMicroelectronics)
TPI-0805MH - Multilayer Ceramic SMD Varistor (ETC)
TPI-0805ML - Multilayer Ceramic SMD Varistor (ETC)
TPI-1206MH - Multilayer Ceramic SMD Varistor (ETC)
TPI-1812MH - Multilayer Ceramic SMD Varistor (ETC)
TPI-2220MH - Multilayer Ceramic SMD Varistor (ETC)
TPI0505S - 1W 3KVDC Isolation & Regulated Dual Output DC-DC Converters (TOPPOWER)
TPI0505S-2W - 2W 3KVDC Isolation & Regulated Dual Output DC-DC Converters (TOPPOWER)
TPI0509S - 1W 3KVDC Isolation & Regulated Dual Output DC-DC Converters (TOPPOWER)
TPI0509S-2W - 2W 3KVDC Isolation & Regulated Dual Output DC-DC Converters (TOPPOWER)

Other Datasheets by Texas Instruments

TPIC5203 - power DMOS array
TPIC5223L - logic-level power DMOS array
TPIC5302 - 3-CHANNEL INDEPENDENT POWER DMOS ARRAY
TPIC5303 - power DMOS array
TPIC5322L - logic-level power DMOS array
TPIC5323L - logic-level power DMOS array
TPIC5401 - power DMOS array
TPIC5403 - power DMOS array

Full PDF Text Transcription

Click to expand full text

ą • Two 7.5-A Independent Output Channels, Continuous Current Per Channel • Low rDS(on) . . . 0.09 Ω Typical • Output Voltage . . . 60 V • Pulsed Current . . . 15 A Per Channel • Avalanche Energy . . . 120 mJ description The TPIC5201 is a power monolithic DMOS array that consists of dual independent N-channel enhancement-mode DMOS transistors. schematic DRAIN1 3 GATE2 DRAIN2 56 GATE1 1 TPIC5201 DUAL POWER DMOS ARRAY ą SLIS020 − SEPTEMBER 1992 KV PACKAGE (TOP VIEW) 7 SOURCE2 6 DRAIN2 5 GATE2 4 GND 3 DRAIN1 2 1 SOURCE1 GATE1 To ensure correct device operation, the source and the drain of the same transistor cannot simultaneously be taken below GND. The tab is electrically connected to GND.

Published: Sep 21, 2019 |