Datasheet4U Logo Datasheet4U.com

74ABT32PW - Quad 2-input OR gate

This page provides the datasheet information for the 74ABT32PW, a member of the 74ABT32 Quad 2-input OR gate family.

Datasheet Summary

Description

The 74ABT32 is a quad 2-input OR gate.

This device is fully specified for partial power down applications using IOFF.

The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

  • Supply voltage range from 4.5 V to 5.5 V.
  • BiCMOS high speed and output drive.
  • Direct interface with TTL levels.
  • IOFF circuitry provides partial Power-down mode operation.
  • Latch-up protection exceeds 500 mA per JESD78B class II level A.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • Specified from -40 °C to +85 °C 3. Ordering information Table 1. Ordering information Type number.

📥 Download Datasheet

Datasheet preview – 74ABT32PW

Datasheet Details

Part number 74ABT32PW
Manufacturer nexperia
File Size 202.47 KB
Description Quad 2-input OR gate
Datasheet download datasheet 74ABT32PW Datasheet
Additional preview pages of the 74ABT32PW datasheet.

📁 Similar Datasheet

  • 74ABT32 - Quad 2-input OR gate (NXP)
  • 74ABT373 - Octal Transparent Latch (Fairchild Semiconductor)
  • 74ABT373A - Octal transparent latch (NXP)
  • 74ABT374 - Octal D-Type Flip-Flop (Fairchild Semiconductor)
  • 74ABT374A - Octal D-type flip-flop (NXP)
  • 74ABT377 - Octal D-Type Flip-Flop (Fairchild Semiconductor)
  • 74ABT377A - Octal D-type flip-flop (NXP)
  • 74ABT00 - Quad 2-input NAND gate (NXP)
  • 74ABT00 - Quad 2-input NAND gate (Philips)
  • 74ABT02 - Quad 2-input NOR gate (NXP)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74ABT32 Quad 2-input OR gate Rev. 4 — 9 October 2020 Product data sheet 1. General description The 74ABT32 is a quad 2-input OR gate. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2. Features and benefits • Supply voltage range from 4.5 V to 5.5 V • BiCMOS high speed and output drive • Direct interface with TTL levels • IOFF circuitry provides partial Power-down mode operation • Latch-up protection exceeds 500 mA per JESD78B class II level A • ESD protection: • HBM JESD22-A114F exceeds 2000 V • MM JESD22-A115-A exceeds 200 V • Specified from -40 °C to +85 °C 3. Ordering information Table 1.
Published: |