Datasheet4U Logo Datasheet4U.com

74AHC2G241-Q100 - Dual buffer/line driver

General Description

The 74AHC2G241-Q100; 74AHCT2G241-Q100 is a high-speed Si-gate CMOS device.

The 74AHC2G241-Q100; 74AHCT2G241-Q100 is a dual non-inverting buffer/line driver with 3state outputs.

The 3-state outputs are controlled by the output enable inputs 1OE and 2OE.

Key Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
  • Symmetrical output impedance.
  • High noise immunity.
  • ESD protection:.
  • MIL-STD-883, method 3015 exceeds 2000 V.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω).
  • Low power dissipation.
  • Balanced propagation delays 3. Ordering information Tabl.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74AHC2G241 Dual buffer/line driver NXP Semiconductors
74AHC2G00 high-speed Si-gate CMOS device NXP
74AHC2G00-Q100 Dual 2-input NAND gate NXP
74AHC2G08 Dual 2-input AND gate NXP Semiconductors
74AHC2G126 Dual buffer/line driver NXP Semiconductors

Other Datasheets by Nexperia

Part Number Description
74AHC2G241 Dual buffer/line driver
74AHC2G241DC Dual buffer/line driver
74AHC2G241DP Dual buffer/line driver
74AHC2G00 Dual 2-input NAND gate
74AHC2G00-Q100 Dual 2-input NAND gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74AHC2G241-Q100; 74AHCT2G241-Q100 Dual buffer/line driver; 3-state Rev. 2 — 16 January 2019 Product data sheet 1. General description The 74AHC2G241-Q100; 74AHCT2G241-Q100 is a high-speed Si-gate CMOS device. The 74AHC2G241-Q100; 74AHCT2G241-Q100 is a dual non-inverting buffer/line driver with 3state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE. A HIGH level at pin 1OE causes output 1Y to assume a high-impedance OFF-state. A LOW level at pin 2OE causes output 2Y to assume a high-impedance OFF-state. Schmitt-trigger action at all inputs makes the circuit highly tolerant for slower input rise and fall times. The AHC device has CMOS input switching levels and supply voltage range 2 V to 5.5 V.