Datasheet4U Logo Datasheet4U.com

74ALVCH16374 - 16-bit edge-triggered D-type flip-flop

General Description

The 74ALVCH16374 is a 16-bit edge-triggered D-type flip-flop with bus hold inputs and 3-state outputs.

The device can be used as two 8-bit flip-flops or one 16-bit flip-flop.

Key Features

  • Wide supply voltage range from 1.2 V to 3.6 V.
  • Complies with JEDEC standards:.
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8C (2.7 V to 3.6 V).
  • CMOS low power dissipation.

📥 Download Datasheet

Datasheet Details

Part number 74ALVCH16374
Manufacturer Nexperia
File Size 227.44 KB
Description 16-bit edge-triggered D-type flip-flop
Datasheet download datasheet 74ALVCH16374 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ALVCH16374 LOW VOLTAGE CMOS 16-BIT D-TYPE FLIP-FLOP STMicroelectronics
74ALVCH16374 16-bit edge-triggered D-type flip-flop NXP
74ALVCH16374 Low Voltage 16-Bit D-Type Flip-Flop Fairchild Semiconductor
74ALVCH16374 Low-Voltage 16-Bit D-Type Flip-Flop ON Semiconductor
74ALVCH16373 2.5V/3.3V 16-bit D-type transparent latch NXP

Other Datasheets by Nexperia

Part Number Description
74ALVCH16373 16-bit D-type transparent latch
74ALVCH162244 16-bit buffer/line driver
74ALVCH162244DGG 16-bit buffer/line driver
74ALVCH162245 16-bit bus transceiver
74ALVCH16244 16-bit buffer/line driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74ALVCH16374 2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state Rev. 7 — 23 November 2021 Product data sheet 1. General description The 74ALVCH16374 is a 16-bit edge-triggered D-type flip-flop with bus hold inputs and 3-state outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. The device features two clocks (1CP and 2CP) and two output enables (1OE and 2OE), each controlling 8-bits. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (nCP) transition. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state. Operation of the nOE input does not affect the state of the flip-flops.