Datasheet4U Logo Datasheet4U.com

74ALVT16373 - 16-bit transparent D-type latch

General Description

The 74ALVT16373 is a 16-bit D-type transparent latch with 3-state outputs.

The device can be used as two 8-bit transparent latches or a single 16-bit transparent latch.

Key Features

  • Wide supply voltage range from 2.3 to 3.6 V.
  • Overvoltage tolerant inputs to 5.5 V.
  • BiCMOS high speed and output drive.
  • 16-bit transparent latch.
  • 5 V I/O compatible.
  • 3-state buffers.
  • Output capability: +64 mA/.
  • 32 mA.
  • Direct interface with TTL levels.
  • Input and output interface capability to systems at 5 V supply.
  • Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused i.

📥 Download Datasheet

Datasheet Details

Part number 74ALVT16373
Manufacturer Nexperia
File Size 238.68 KB
Description 16-bit transparent D-type latch
Datasheet download datasheet 74ALVT16373 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ALVT16373 2.5V/3.3V 16-bit transparent D-type latch NXP
74ALVT16374 16-bit edge-triggered D-type flip-flop NXP
74ALVT16344 2.5V/3.3V 1-to-4 address driver NXP
74ALVT162240 16-bit inverting buffer/driver NXP
74ALVT162241 2.5V/3.3V 16-bit buffer/driver NXP

Other Datasheets by Nexperia

Part Number Description
74ALVT162245 16-bit transceiver
74ALVT16244 16-bit buffer/line driver
74ALVT162821 20-bit bus interface D-type flip-flop
74ALVT162823 18-bit bus-interface D-type flip-flop
74ALVT162827 20-bit buffer/line driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74ALVT16373 16-bit transparent D-type latch; 3-state Rev. 5 — 14 July 2021 Product data sheet 1. General description The 74ALVT16373 is a 16-bit D-type transparent latch with 3-state outputs. The device can be used as two 8-bit transparent latches or a single 16-bit transparent latch. The device features two latch enables (1LE and 2LE) and two output enables (1OE and 2OE), each controlling 8-bits. When nLE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When nLE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of nLE. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state.