74AUP1G06 Datasheet PDF - nexperia Low-power inverter Specs

74AUP1G06 - Low-power inverter

Datasheet Summary

Description

The 74AUP1G06 is a single inverter with open-drain output.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.

Features

Wide supply voltage range from 0.8 V to 3.6 V.
High noise immunity.
CMOS low power dissipation.
Low static power consumption; ICC = 0.9 μA (maximum).
Latch-up performance exceeds 100 mA per JESD 78 Class II.
Overvoltage tolerant inputs to 3.6 V.
Low noise overshoot and undershoot < 10 % of VCC.
IOFF circuitry provides partial Power-down mode operation.
Complies with JEDEC standards:.
JESD8-12 (0.8 V to 1.3.

Datasheet Details

Part number	74AUP1G06
Manufacturer	nexperia
File Size	258.47 KB
Description	Low-power inverter
Datasheet	74AUP1G06 Datasheet
Additional preview pages of the 74AUP1G06 datasheet.

📁 Similar Datasheet

74AUP1G06 - Low-power inverter (NXP Semiconductors)

74AUP1G06 - SINGLE INVERTER (Diodes)

74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)

74AUP1G00 - SINGLE 2 INPUT POSITIVE NAND GATE (Diodes)

74AUP1G02 - Low-power 2-input NOR gate (NXP)

74AUP1G02 - SINGLE 2 INPUT POSITIVE NOR GATE (Diodes)

74AUP1G04 - Low-power inverter (NXP Semiconductors)

74AUP1G04 - Low power single inverter gate (STMicroelectronics)

74AUP1G04 - SINGLE INVERTER GATE (Diodes)

74AUP1G07 - Low-power buffer (NXP Semiconductors)

Full PDF Text Transcription

Click to expand full text

74AUP1G06 Low-power inverter with open-drain output Rev. 10 — 13 January 2022 Product data sheet 1. General description The 74AUP1G06 is a single inverter with open-drain output. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2. Features and benefits • Wide supply voltage range from 0.8 V to 3.6 V • High noise immunity • CMOS low power dissipation • Low static power consumption; ICC = 0.

Published: Jul 25, 2019 |