Datasheet4U Logo Datasheet4U.com
Nexperia logo

74AUP1G3208

Manufacturer: Nexperia

74AUP1G3208 datasheet by Nexperia.

74AUP1G3208 datasheet preview

74AUP1G3208 Datasheet Details

Part number 74AUP1G3208
Datasheet 74AUP1G3208-nexperia.pdf
File Size 272.00 KB
Manufacturer Nexperia
Description Low-power 3-input OR-AND gate
74AUP1G3208 page 2 74AUP1G3208 page 3

74AUP1G3208 Overview

The 74AUP1G3208 is a single 3-input OR-AND gate. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6.

74AUP1G3208 Key Features

  • Wide supply voltage range from 0.8 V to 3.6 V
  • High noise immunity
  • plies with JEDEC standards
  • JESD8-12 (0.8 V to 1.3 V)
  • JESD8-11 (0.9 V to 1.65 V)
  • JESD8-7 (1.65 V to 1.95 V)
  • JESD8-5 (2.3 V to 2.7 V)
  • JESD8C (2.7 V to 3.6 V)
  • ESD protection
  • HBM JESD22-A114F Class 3A exceeds 5000 V

74AUP1G3208 Applications

  • Wide supply voltage range from 0.8 V to 3.6 V

74AUP1G3208 from other manufacturers

View 74AUP1G3208 datasheet index

Brand Logo Part Number Description Other Manufacturers
NXP Logo 74AUP1G3208 Low Power 3-Input OR-AND Gate NXP
Nexperia logo - Manufacturer

More Datasheets from Nexperia

View all Nexperia datasheets

Part Number Description
74AUP1G32 Low-power 2-input OR-gate
74AUP1G32-Q100 Low-power 2-input OR-gate
74AUP1G332 Low-power 3-input OR-gate
74AUP1G34 Low-power buffer
74AUP1G34-Q100 Low-power buffer
74AUP1G373 Low-power D-type transparent latch
74AUP1G373-Q100 Low-power D-type transparent latch
74AUP1G374 Low-power D-type flip-flop
74AUP1G374-Q100 Low-power D-type flip-flop
74AUP1G38 Low-power 2-input NAND gate

74AUP1G3208 Distributor

Datasheet4U Logo
Since 2006. D4U Semicon. About Datasheet4U Contact Us Privacy Policy Purchase of parts