Datasheet4U Logo Datasheet4U.com

74AUP1G332 - Low-power 3-input OR-gate

Description

The 74AUP1G332 is a single 3-input OR gate.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.

Features

  • Wide supply voltage range from 0.8 V to 3.6 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Complies with JEDEC standards:.
  • JESD8-12 (0.8 V to 1.3 V).
  • JESD8-11 (0.9 V to 1.65 V).
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8C (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114F Class 3A exceeds 5000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • CDM JESD22-C101E exceeds 1000.

📥 Download Datasheet

Datasheet preview – 74AUP1G332

Datasheet Details

Part number 74AUP1G332
Manufacturer nexperia
File Size 247.78 KB
Description Low-power 3-input OR-gate
Datasheet download datasheet 74AUP1G332 Datasheet
Additional preview pages of the 74AUP1G332 datasheet.

📁 Similar Datasheet

  • 74AUP1G332 - Low Power 3-Input OR Gate (NXP)
  • 74AUP1G32 - Low-power 2-input OR gate (NXP)
  • 74AUP1G32 - SINGLE 2 INPUT POSITIVE OR GATE (Diodes)
  • 74AUP1G3208 - Low Power 3-Input OR-AND Gate (NXP)
  • 74AUP1G34 - Low-power buffer (NXP)
  • 74AUP1G34 - SINGLE BUFFER GATE (Diodes)
  • 74AUP1G373 - Low-power D-type transparent latch (NXP Semiconductors)
  • 74AUP1G386 - Low-power 3-input EXCLUSIVE-OR gate (NXP Semiconductors)
  • 74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
  • 74AUP1G00 - SINGLE 2 INPUT POSITIVE NAND GATE (Diodes)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74AUP1G332 Low-power 3-input OR-gate Rev. 7 — 20 January 2022 Product data sheet 1. General description The 74AUP1G332 is a single 3-input OR gate. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2. Features and benefits • Wide supply voltage range from 0.8 V to 3.6 V • CMOS low power dissipation • High noise immunity • Complies with JEDEC standards: • JESD8-12 (0.8 V to 1.3 V) • JESD8-11 (0.9 V to 1.
Published: |