Datasheet4U Logo Datasheet4U.com
Nexperia logo

74AUP1G373-Q100 Datasheet

Manufacturer: Nexperia
74AUP1G373-Q100 datasheet preview

Datasheet Details

Part number 74AUP1G373-Q100
Datasheet 74AUP1G373-Q100-nexperia.pdf
File Size 265.78 KB
Manufacturer Nexperia
Description Low-power D-type transparent latch
74AUP1G373-Q100 page 2 74AUP1G373-Q100 page 3

74AUP1G373-Q100 Overview

The 74AUP1G373-Q100 is a single D-type transparent latch; Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6.

74AUP1G373-Q100 Key Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Wide supply voltage range from 0.8 V to 3.6 V
  • High noise immunity
  • CMOS low power dissipation
  • plies with JEDEC standards
  • JESD8-12 (0.8 V to 1.3 V)
  • JESD8-11 (0.9 V to 1.65 V)
  • JESD8-7 (1.65 V to 1.95 V)
  • JESD8-5 (2.3 V to 2.7 V)

74AUP1G373-Q100 Applications

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Wide supply voltage range from 0.8 V to 3.6 V
Nexperia logo - Manufacturer

More Datasheets from Nexperia

See all Nexperia datasheets

Part Number Description
74AUP1G373 Low-power D-type transparent latch
74AUP1G374 Low-power D-type flip-flop
74AUP1G374-Q100 Low-power D-type flip-flop
74AUP1G32 Low-power 2-input OR-gate
74AUP1G32-Q100 Low-power 2-input OR-gate
74AUP1G3208 Low-power 3-input OR-AND gate
74AUP1G332 Low-power 3-input OR-gate
74AUP1G34 Low-power buffer
74AUP1G34-Q100 Low-power buffer
74AUP1G38 Low-power 2-input NAND gate

74AUP1G373-Q100 Distributor

Datasheet4U Logo
Since 2006. D4U Semicon. About Datasheet4U Contact Us Privacy Policy Purchase of parts