Datasheet4U Logo Datasheet4U.com

74AUP3G14 - Low-power triple Schmitt trigger inverter

Description

The 74AUP3G14 provides three inverting buffers with Schmitt trigger action which accept standard input signals.

They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

Features

  • Wide supply voltage range from 0.8 V to 3.6 V.
  • High noise immunity.
  • ESD protection:.
  • HBM JESD22-A114F Class 3A exceeds 5000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • CDM JESD22-C101E exceeds 1000 V.
  • Low static power consumption; ICC = 0.9 μA (maximum).
  • Latch-up performance exceeds 100 mA per JESD 78 Class II.
  • Inputs accept voltages up to 3.6 V.
  • Low noise overshoot and undershoot < 10 % of VCC.
  • IOFF circu.

📥 Download Datasheet

Datasheet preview – 74AUP3G14

Datasheet Details

Part number 74AUP3G14
Manufacturer nexperia
File Size 274.36 KB
Description Low-power triple Schmitt trigger inverter
Datasheet download datasheet 74AUP3G14 Datasheet
Additional preview pages of the 74AUP3G14 datasheet.

📁 Similar Datasheet

  • 74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
  • 74AUP1G00 - SINGLE 2 INPUT POSITIVE NAND GATE (Diodes)
  • 74AUP1G02 - Low-power 2-input NOR gate (NXP)
  • 74AUP1G02 - SINGLE 2 INPUT POSITIVE NOR GATE (Diodes)
  • 74AUP1G04 - Low-power inverter (NXP Semiconductors)
  • 74AUP1G04 - Low power single inverter gate (STMicroelectronics)
  • 74AUP1G04 - SINGLE INVERTER GATE (Diodes)
  • 74AUP1G06 - Low-power inverter (NXP Semiconductors)
  • 74AUP1G06 - SINGLE INVERTER (Diodes)
  • 74AUP1G07 - Low-power buffer (NXP Semiconductors)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74AUP3G14 Low-power triple Schmitt trigger inverter Rev. 3 — 8 February 2021 Product data sheet 1. General description The 74AUP3G14 provides three inverting buffers with Schmitt trigger action which accept standard input signals. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. The inputs switch at different points for positive and negative-going signals.
Published: |