Datasheet4U Logo Datasheet4U.com
Nexperia logo

74AUP3G34 Datasheet

Manufacturer: Nexperia
74AUP3G34 datasheet preview

Datasheet Details

Part number 74AUP3G34
Datasheet 74AUP3G34-nexperia.pdf
File Size 281.95 KB
Manufacturer Nexperia
Description Low-power triple buffer
74AUP3G34 page 2 74AUP3G34 page 3

74AUP3G34 Overview

The 74AUP3G34 is a triple buffer. Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6.

74AUP3G34 Key Features

  • Wide supply voltage range from 0.8 V to 3.6 V
  • High noise immunity
  • Low static power consumption; ICC = 0.9 μA (maximum)
  • Latch-up performance exceeds 100 mA per JESD 78B Class II
  • Inputs accept voltages up to 3.6 V
  • Low noise overshoot and undershoot < 10 % of VCC
  • IOFF circuitry provides partial Power-down mode operation
  • plies with JEDEC standards
  • JESD8-12 (0.8 V to 1.3 V)
  • JESD8-11 (0.9 V to 1.65 V)

74AUP3G34 Applications

  • Wide supply voltage range from 0.8 V to 3.6 V
Nexperia logo - Manufacturer

More Datasheets from Nexperia

See all Nexperia datasheets

Part Number Description
74AUP3G3404 Low-power dual buffer and single inverter
74AUP3G04 Low-power triple inverter
74AUP3G0434 Low-power dual inverter and single buffer
74AUP3G07 Low-power triple buffer
74AUP3G14 Low-power triple Schmitt trigger inverter
74AUP3G16 Low-power triple buffer
74AUP3G17 Low-power triple Schmitt trigger
74AUP1G00 Low-power 2-input NAND gate
74AUP1G00-Q100 Low-power 2-input NAND gate
74AUP1G02 Low-power 2-input NOR gate

74AUP3G34 Distributor

Datasheet4U Logo
Since 2006. D4U Semicon. About Datasheet4U Contact Us Privacy Policy Purchase of parts