Datasheet4U Logo Datasheet4U.com

74HC4020PW - 14-stage binary ripple counter

Download the 74HC4020PW datasheet PDF. This datasheet also covers the 74HC4020 variant, as both devices belong to the same 14-stage binary ripple counter family and are provided as variant models within a single manufacturer datasheet.

General Description

The 74HC4020; 74HCT4020 is a 14-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13).

The counter advances on the HIGH-to-LOW transition of CP.

Key Features

  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Complies with JEDEC standards:.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A (2.0 V to 6.0 V).
  • Input levels:.
  • For 74HC4020: CMOS level.
  • For 74HCT4020: TTL level.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exce.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74HC4020-nexperia.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number 74HC4020PW
Manufacturer Nexperia
File Size 273.13 KB
Description 14-stage binary ripple counter
Datasheet download datasheet 74HC4020PW Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC4020; 74HCT4020 14-stage binary ripple counter Rev. 8 — 7 September 2021 Product data sheet 1. General description The 74HC4020; 74HCT4020 is a 14-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle flip-flop. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 V to 6.