Datasheet4U Logo Datasheet4U.com

74HC42D - BCD to decimal decoder

This page provides the datasheet information for the 74HC42D, a member of the 74HC42 BCD to decimal decoder family.

Datasheet Summary

Description

The 74HC42 is a one of ten BCD to decimal decoder.

It accepts four BCD inputs (0A to 3A) and provides ten mutually exclusive outputs (0Y to 9Y).

The logic design ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.

Features

  • Complies with JEDEC standard no. 7A.
  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Input levels:.
  • For 74HC42 : CMOS level.
  • Mutually exclusive outputs.
  • 1-of-8 demultiplexing capability.
  • Outputs disabled for input codes above nine.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • ESD protection:.
  • HBM: ANSI/ESDA/JEDEC JS-001.

📥 Download Datasheet

Datasheet preview – 74HC42D

Datasheet Details

Part number 74HC42D
Manufacturer nexperia
File Size 213.80 KB
Description BCD to decimal decoder
Datasheet download datasheet 74HC42D Datasheet
Additional preview pages of the 74HC42D datasheet.

📁 Similar Datasheet

  • 74HC42 - BCD to decimal decoder (Philips)
  • 74HC423 - High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators (Texas Instruments)
  • 74HC423 - Dual retriggerable monostable multivibrator (NXP)
  • 74HC4002 - Dual 4-input NOR gate (NXP)
  • 74HC4002-Q100 - Dual 4-input NOR gate (NXP)
  • 74HC4002D-Q100 - Dual 4-input NOR gate (NXP)
  • 74HC4002PW-Q100 - Dual 4-input NOR gate (NXP)
  • 74HC40102 - 8-bit synchronous BCD down counter (Philips)
  • 74HC40103 - 8-bit synchronous binary down counter (NXP)
  • 74HC40104 - 4-bit bidirectional universal shift register (Philips)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC42 BCD to decimal decoder (1-of-10) Rev. 4 — 26 March 2024 Product data sheet 1. General description The 74HC42 is a one of ten BCD to decimal decoder. It accepts four BCD inputs (0A to 3A) and provides ten mutually exclusive outputs (0Y to 9Y). The logic design ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs. The most significant input (3A) produces an useful inhibit function when the device is used as a 1-of-8 decoder. The 3A input can also be used as the data input in an 8-output demultiplexer application. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Complies with JEDEC standard no. 7A • Wide supply voltage range from 2.
Published: |