Datasheet4U Logo Datasheet4U.com

74HCT02 - Quad 2-input NOR gate

This page provides the datasheet information for the 74HCT02, a member of the 74HC02 Quad 2-input NOR gate family.

Datasheet Summary

Description

The 74HC02; 74HCT02 is a quad 2-input NOR gate.

Inputs include clamp diodes.

This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Features

  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Input levels:.
  • For 74HC02: CMOS level.
  • For 74HCT02: TTL level.
  • Complies with JEDEC standards:.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A (2.0 V to 6.0 V).
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds.

📥 Download Datasheet

Datasheet preview – 74HCT02

Datasheet Details

Part number 74HCT02
Manufacturer nexperia
File Size 260.99 KB
Description Quad 2-input NOR gate
Datasheet download datasheet 74HCT02 Datasheet
Additional preview pages of the 74HCT02 datasheet.

📁 Similar Datasheet

  • 74HCT02 - Quad 2-input NOR gate (NXP Semiconductors)
  • 74HCT00 - Quadruple 2-Input Positive-Nand Gates (Texas Instruments)
  • 74HCT00 - QUADRUPLE 2-INPUT NAND GATES (Diodes)
  • 74HCT00 - Quad 2-input NAND gate (NXP)
  • 74HCT03 - Quad 2-input NAND gate (NXP Semiconductors)
  • 74HCT04 - Hex inverter (NXP Semiconductors)
  • 74HCT04 - HEX INVERTERS (Diodes)
  • 74HCT04-Q100 - Hex inverter (NXP Semiconductors)
  • 74HCT04D - Hex Inverter (Toshiba)
  • 74HCT05 - Hex Inverter (Fairchild Semiconductor)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC02; 74HCT02 Quad 2-input NOR gate Rev. 8 — 9 February 2023 Product data sheet 1. General description The 74HC02; 74HCT02 is a quad 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 V to 6.0 V • CMOS low power dissipation • High noise immunity • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B • Input levels: • For 74HC02: CMOS level • For 74HCT02: TTL level • Complies with JEDEC standards: • JESD8C (2.7 V to 3.6 V) • JESD7A (2.0 V to 6.
Published: |