Datasheet4U Logo Datasheet4U.com

74HCT03 - Quad 2-input NAND gate

This page provides the datasheet information for the 74HCT03, a member of the 74HC03 Quad 2-input NAND gate family.

Datasheet Summary

Description

The 74HC03; 74HCT03 is a quad 2-input NAND gate with open-drain outputs.

Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC.

2.

Features

  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Input levels:.
  • For 74HC03: CMOS level.
  • For 74HCT03: TTL level.
  • Complies with JEDEC standards:.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A (2.0 V to 6.0 V).
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds.

📥 Download Datasheet

Datasheet preview – 74HCT03

Datasheet Details

Part number 74HCT03
Manufacturer nexperia
File Size 221.67 KB
Description Quad 2-input NAND gate
Datasheet download datasheet 74HCT03 Datasheet
Additional preview pages of the 74HCT03 datasheet.
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC03; 74HCT03 Quad 2-input NAND gate; open-drain output Rev. 6 — 10 August 2021 Product data sheet 1. General description The 74HC03; 74HCT03 is a quad 2-input NAND gate with open-drain outputs. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 V to 6.0 V • CMOS low power dissipation • High noise immunity • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B • Input levels: • For 74HC03: CMOS level • For 74HCT03: TTL level • Complies with JEDEC standards: • JESD8C (2.7 V to 3.6 V) • JESD7A (2.0 V to 6.
Published: |