Datasheet4U Logo Datasheet4U.com

74HCT107 - Dual JK flip-flop

This page provides the datasheet information for the 74HCT107, a member of the 74HC107 Dual JK flip-flop family.

Datasheet Summary

Description

The 74HC107; 74HCT107 is a dual negative edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) and reset (R) inputs and complementary Q and Q outputs.

The reset is an asynchronous active LOW input and operates independently of the clock input.

Features

  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Complies with JEDEC standards:.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A (2.0 V to 6.0 V).
  • Input levels:.
  • The 74HC107: CMOS levels.
  • The 74HCT107: TTL levels.
  • ESD protection:.
  • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V.
  • CD.

📥 Download Datasheet

Datasheet preview – 74HCT107

Datasheet Details

Part number 74HCT107
Manufacturer nexperia
File Size 262.00 KB
Description Dual JK flip-flop
Datasheet download datasheet 74HCT107 Datasheet
Additional preview pages of the 74HCT107 datasheet.

📁 Similar Datasheet

  • 74HCT107 - Dual JK flip-flop (Philips)
  • 74HCT10 - Triple 3-input NAND gate (Philips)
  • 74HCT109 - Dual JK flip-flop (Philips)
  • 74HCT11 - Triple 3-input AND gate (Philips)
  • 74HCT11 - Triple 3-input AND gate (NXP)
  • 74HCT112 - Dual JK flip-flop (Philips)
  • 74HCT123 - High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators (Texas Instruments)
  • 74HCT123 - Dual retriggerable monostable multivibrator (Philips)
  • 74HCT123 - Dual retriggerable monostable multivibrator (NXP)
  • 74HCT123-Q100 - Dual retriggerable monostable multivibrator (NXP)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC107; 74HCT107 Dual JK flip-flop with reset; negative-edge trigger Rev. 7 — 20 February 2024 Product data sheet 1. General description The 74HC107; 74HCT107 is a dual negative edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) and reset (R) inputs and complementary Q and Q outputs. The reset is an asynchronous active LOW input and operates independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2.
Published: |