74HCT193-Q100 Datasheet PDF - nexperia Presettable synchronous 4-bit binary up/down counter Specs

74HCT193-Q100 - Presettable synchronous 4-bit binary up/down counter

This page provides the datasheet information for the 74HCT193-Q100, a member of the 74HC193-Q100 Presettable synchronous 4-bit binary up/down counter family.

Datasheet Summary

Description

The 74HC193-Q100; 74HCT193-Q100 is a 4-bit synchronous binary up/down counter.

Separate up/down clocks, CPU and CPD respectively, simplify operation.

The outputs change state synchronously with the LOW-to-HIGH transition of either clock input.

Features

Automotive product qualification in accordance with AEC-Q100 (Grade 1).
Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
Wide supply voltage range from 2.0 to 6.0 V.
CMOS low power dissipation.
High noise immunity.
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
Input levels:.
For 74HC193-Q100: CMOS level.
For 74HCT193-Q100: TTL level.
Synchronous reversible 4-bit binary counti.

Datasheet Details

Part number	74HCT193-Q100
Manufacturer	nexperia
File Size	325.42 KB
Description	Presettable synchronous 4-bit binary up/down counter
Datasheet	74HCT193-Q100 Datasheet
Additional preview pages of the 74HCT193-Q100 datasheet.

📁 Similar Datasheet

74HCT193 - Presettable synchronous 4-bit binary up/down counter (NXP)

74HCT190 - Presettable synchronous BCD decade up/down counter (Philips)

74HCT191 - Presettable synchronous 4-bit binary up/down counter (Philips)

74HCT192 - Presettable synchronous BCD decade up/down counter (Philips)

74HCT194 - 4-bit bidirectional universal shift register (Philips)

74HCT195 - 4-bit parallel access shift register (Philips)

74HCT10 - Triple 3-input NAND gate (Philips)

74HCT107 - Dual JK flip-flop (Philips)

74HCT109 - Dual JK flip-flop (Philips)

74HCT11 - Triple 3-input AND gate (Philips)

Full PDF Text Transcription

Click to expand full text

74HC193-Q100; 74HCT193-Q100 Presettable synchronous 4-bit binary up/down counter Rev. 3 — 8 September 2021 Product data sheet 1. General description The 74HC193-Q100; 74HCT193-Q100 is a 4-bit synchronous binary up/down counter. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is pulsed while CPD is held HIGH, the device counts up. If the CPD clock is pulsed while CPU is held HIGH, the device counts down. Only one clock input can be held HIGH at any time to guarantee predictable behavior. The device can be cleared at any time by the asynchronous master reset input (MR).

Published: Jul 29, 2019 |