Datasheet4U Logo Datasheet4U.com

74HCT4060-Q100 - 14-stage binary ripple counter

This page provides the datasheet information for the 74HCT4060-Q100, a member of the 74HC4060-Q100 14-stage binary ripple counter family.

Datasheet Summary

Description

The 74HC4060-Q100; 74HCT4060-Q100 is a 14-stage ripple-carry counter/divider and oscillator with three oscillator terminals (RS, RTC and CTC), ten buffered parallel outputs (Q3 to Q9 and Q11 to Q13) and an overriding asynchronous master reset (MR).

Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
  • Wide supply voltage range from 2.0 to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • All active components on chip.
  • RC or crystal oscillator configuration.
  • Input levels:.
  • For 74HC4060-Q100: CMOS level.

📥 Download Datasheet

Datasheet preview – 74HCT4060-Q100

Datasheet Details

Part number 74HCT4060-Q100
Manufacturer nexperia
File Size 311.26 KB
Description 14-stage binary ripple counter
Datasheet download datasheet 74HCT4060-Q100 Datasheet
Additional preview pages of the 74HCT4060-Q100 datasheet.
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC4060-Q100; 74HCT4060-Q100 14-stage binary ripple counter with oscillator Rev. 4 — 8 September 2021 Product data sheet 1. General description The 74HC4060-Q100; 74HCT4060-Q100 is a 14-stage ripple-carry counter/divider and oscillator with three oscillator terminals (RS, RTC and CTC), ten buffered parallel outputs (Q3 to Q9 and Q11 to Q13) and an overriding asynchronous master reset (MR). The oscillator configuration allows design of either RC or crystal oscillator circuits. The oscillator may be replaced by an external clock signal at input RS. In this case, keep the oscillator pins (RTC and CTC) floating. The counter advances on the HIGH-to-LOW transition of RS. A HIGH level on MR clears all counter stages and forces all outputs LOW, independent of the other input conditions.
Published: |