74LV05A Datasheet PDF - nexperia Hex inverter Specs

74LV05A - Hex inverter

Datasheet Summary

Description

The 74LV05A is a hex inverter with open-drain outputs.

The outputs are open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.

Inputs are overvoltage tolerant.

Features

Wide supply voltage range from 2.0 V to 5.5 V.
Typical VOL(p) < 0.8 V at VCC = 3.3 V, Tamb = 25 C.
Supports mixed-mode voltage operation on all ports.
IOFF circuitry provides partial Power-down mode operation.
Latch-up performance exceeds 250 mA per JESD 78 Class II.
ESD protection:.
HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 3 kV.
MM JESD22-A115-A exceeds 150 V.
CDM JESD22-C101E exceeds 2 kV.
Specified from 40 C to +85 C and from 40 C to.

Datasheet Details

Part number	74LV05A
Manufacturer	nexperia
File Size	700.02 KB
Description	Hex inverter
Datasheet	74LV05A Datasheet
Additional preview pages of the 74LV05A datasheet.

📁 Similar Datasheet

74LV05A - HEX INVERTERS (Diodes)

74LV05AS14 - HEX INVERTERS (Diodes)

74LV05AT14 - HEX INVERTERS (Diodes)

74LV00 - Quad 2-input NAND gate (Philips)

74LV00A - QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV00AS14 - QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV00AT14 - QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV02 - Quad 2-input NOR gate (Philips)

74LV03 - Quad 2-input NAND gate (Philips)

74LV04 - Hex inverter (Philips)

Full PDF Text Transcription

Click to expand full text

74LV05A Hex inverter with open-drain outputs Rev. 1 — 19 December 2016 Product data sheet 1. General description The 74LV05A is a hex inverter with open-drain outputs. The outputs are open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2.

Published: Jul 25, 2019 |