Datasheet4U Logo Datasheet4U.com

74LV07APW - Hex buffer

This page provides the datasheet information for the 74LV07APW, a member of the 74LV07A Hex buffer family.

Description

The 74LV07A is a hex buffer with open-drain outputs.

The outputs are open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.

Inputs are overvoltage tolerant.

Features

  • Wide supply voltage range from 2.0 V to 5.5 V.
  • Maximum tPZL of 7.2 ns at 5 V.
  • Typical VOL(p) < 0.8 V at VCC = 3.3 V, Tamb = 25 C.
  • Supports mixed-mode voltage operation on all ports.
  • IOFF circuitry provides partial Power-down mode operation.
  • Latch-up performance exceeds 250 mA per JESD 78 Class II.
  • ESD protection:.
  • HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 3 kV.
  • MM JESD22-A115-A exceeds 150 V.
  • CDM JESD22-C101E exceeds 2 kV.
  • Specified from.

📥 Download Datasheet

Datasheet preview – 74LV07APW

Datasheet Details

Part number 74LV07APW
Manufacturer nexperia
File Size 699.07 KB
Description Hex buffer
Datasheet download datasheet 74LV07APW Datasheet
Additional preview pages of the 74LV07APW datasheet.

📁 Similar Datasheet

  • 74LV07A - HEX BUFFERS (Diodes)
  • 74LV07AS14 - HEX BUFFERS (Diodes)
  • 74LV07AT14 - HEX BUFFERS (Diodes)
  • 74LV00 - Quad 2-input NAND gate (Philips)
  • 74LV00A - QUADRUPLE 2-INPUT NAND GATES (Diodes)
  • 74LV00AS14 - QUADRUPLE 2-INPUT NAND GATES (Diodes)
  • 74LV00AT14 - QUADRUPLE 2-INPUT NAND GATES (Diodes)
  • 74LV02 - Quad 2-input NOR gate (Philips)
  • 74LV03 - Quad 2-input NAND gate (Philips)
  • 74LV04 - Hex inverter (Philips)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LV07A Hex buffer with open-drain outputs Rev. 1 — 19 December 2016 Product data sheet 1. General description The 74LV07A is a hex buffer with open-drain outputs. The outputs are open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2.
Published: |