74LV08 Datasheet PDF (Quad 2-input AND gate)

74LV08 - Quad 2-input AND gate

Description

The 74LV08 is a quad 2-input AND gate.

Inputs include clamp diodes.

This enables the use of current limiting resistors to interface inputs to voltages in excess VCC.

Features

Wide supply voltage range from 1.0 to 5.5 V.
CMOS low power dissipation.
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
Optimized for low voltage.

Datasheet Details

Part number	74LV08
Manufacturer	nexperia
File Size	213.45 KB
Description	Quad 2-input AND gate
Datasheet	74LV08 Datasheet
Additional preview pages of the 74LV08 datasheet.

📁 Similar Datasheet

74LV08 - Quad 2-input AND gate (NXP)

74LV08A - QUADRUPLE 2-INPUT AND GATES (Diodes)

74LV08AS14 - QUADRUPLE 2-INPUT AND GATES (Diodes)

74LV08AT14 - QUADRUPLE 2-INPUT AND GATES (Diodes)

74LV00 - Quad 2-input NAND gate (Philips)

74LV00A - QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV00AS14 - QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV00AT14 - QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV02 - Quad 2-input NOR gate (Philips)

74LV03 - Quad 2-input NAND gate (Philips)

Full PDF Text Transcription

Click to expand full text

74LV08 Quad 2-input AND gate Rev. 5 — 13 September 2021 Product data sheet 1. General description The 74LV08 is a quad 2-input AND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess VCC. 2. Features and benefits • Wide supply voltage range from 1.0 to 5.5 V • CMOS low power dissipation • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B • Optimized for low voltage applications: 1.0 V to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 °C • Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and Tamb = 25 °C • Complies with JEDEC standards: • JESD8-7 (1.65 V to 1.95 V) • JESD8-5 (2.

Published: Jul 23, 2019 |