Datasheet4U Logo Datasheet4U.com

74LV32A - Quad 2-input OR gate

Description

The 74LV32A is a quad 2-input OR gate.

Inputs are overvoltage tolerant.

This feature allows the use of these devices as translators in mixed voltage environments.

Features

  • Wide supply voltage range from 2.0 V to 5.5 V.
  • Maximum tpd of 9.5 ns at 5 V.
  • Typical VOL(p) < 0.8 V at VCC = 3.3 V, Tamb = 25 °C.
  • Typical VOH(v) > 2.3 V at VCC = 3.3 V, Tamb = 25 °C.
  • Supports mixed-mode voltage operation on all ports.
  • IOFF circuitry provides partial Power-down mode operation.
  • Latch-up performance exceeds 250 mA per JESD 78 Class II.
  • ESD protection:.
  • MM: MM JESD22-A115-B exceeds 200 V.
  • HBM:.

📥 Download Datasheet

Datasheet preview – 74LV32A

Datasheet Details

Part number 74LV32A
Manufacturer nexperia
File Size 181.83 KB
Description Quad 2-input OR gate
Datasheet download datasheet 74LV32A Datasheet
Additional preview pages of the 74LV32A datasheet.
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LV32A Quad 2-input OR gate Rev. 1 — 19 December 2018 Product data sheet 1. General description The 74LV32A is a quad 2-input OR gate. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2. Features and benefits • Wide supply voltage range from 2.0 V to 5.5 V • Maximum tpd of 9.5 ns at 5 V • Typical VOL(p) < 0.8 V at VCC = 3.3 V, Tamb = 25 °C • Typical VOH(v) > 2.3 V at VCC = 3.
Published: |