Datasheet4U Logo Datasheet4U.com

74LVC1G74-Q100 - Single D-type flip-flop

General Description

The 74LVC1G74-Q100 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs.

Key Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
  • Wide supply voltage range from 1.65 V to 5.5 V.
  • Overvoltage tolerant inputs to 5.5 V.
  • High noise immunity.
  • ±24 mA output drive (VCC = 3.0 V).
  • CMOS low power consumption.
  • Direct interface with TTL levels.
  • IOFF circuitry provides partial Power-down mode operation.
  • Latch-up perfo.

📥 Download Datasheet

More Datasheets from Nexperia

Part Number Description
74LVC1G74 Single D-type flip-flop
74LVC1G79 Single D-type flip-flop
74LVC1G79-Q100 Single D-type flip-flop
74LVC1G00 Single 2-input NAND gate
74LVC1G00-Q100 Single 2-input NAND gate
74LVC1G02 Single 2-input NOR gate
74LVC1G02-Q100 Single 2-input NOR gate
74LVC1G04 Single inverter
74LVC1G04-Q100 Single inverter
74LVC1G06 Inverter

Full PDF Text Transcription for 74LVC1G74-Q100 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for 74LVC1G74-Q100. For precise diagrams, tables, and layout, please refer to the original PDF.

View original datasheet text
74LVC1G74-Q100 Single D-type flip-flop with set and reset; positive edge trigger Rev. 5 — 20 September 2021 Product data sheet 1. General description The 74LVC1G74-Q100 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear at the Q output. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.