Datasheet4U Logo Datasheet4U.com

74LVC1G97 - Low-power configurable multiple function gate

Description

The 74LVC1G97 is a configurable multiple function gate with Schmitt-trigger inputs.

The device can be configured as any of the following logic functions MUX, AND, OR, NAND, NOR, inverter and buffer; using the 3-bit input.

All inputs can be connected to VCC or GND.

Features

  • Wide supply voltage range from 1.65 V to 5.5 V.
  • 5 V tolerant input/output for interfacing with 5 V logic.
  • High noise immunity.
  • Complies with JEDEC standard:.
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8B/JESD36 (2.7 V to 3.6 V).
  • ±24 mA output drive (VCC = 3.0 V).
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • CDM JESD22-C101E exceeds 1000.

📥 Download Datasheet

Datasheet preview – 74LVC1G97

Datasheet Details

Part number 74LVC1G97
Manufacturer nexperia
File Size 276.51 KB
Description Low-power configurable multiple function gate
Datasheet download datasheet 74LVC1G97 Datasheet
Additional preview pages of the 74LVC1G97 datasheet.
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LVC1G97 Low-power configurable multiple function gate Rev. 7 — 24 January 2022 Product data sheet 1. General description The 74LVC1G97 is a configurable multiple function gate with Schmitt-trigger inputs. The device can be configured as any of the following logic functions MUX, AND, OR, NAND, NOR, inverter and buffer; using the 3-bit input. All inputs can be connected to VCC or GND. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. 2.
Published: |