Datasheet4U Logo Datasheet4U.com

74LVC3G16 - Triple buffer

General Description

The 74LVC3G16 provides three buffers.

The inputs can be driven from either 3.3 V or 5 V devices.

This feature allows the use of the 74LVC3G16 as a translator in a mixed 3.3 V and 5 V environment.

Key Features

  • Wide supply voltage range from 1.65 V to 5.5 V.
  • 5 V tolerant input/output for interfacing with 5 V logic.
  • High noise immunity.
  • Complies with JEDEC standard:.
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8B/JESD36 (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • ±24 mA output drive (VCC = 3.0 V).
  • CMOS low power consumption.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVC3G14 Triple inverting Schmitt trigger NXP
74LVC3G17 Triple non-inverting Schmitt trigger NXP
74LVC3G04 Triple inverter NXP
74LVC3G04 TRIPLE INVERTER GATE DIODES
74LVC3G06 Triple inverter NXP Semiconductors

Other Datasheets by Nexperia

Part Number Description
74LVC3G14 Triple inverting Schmitt trigger
74LVC3G17 Triple non-inverting Schmitt trigger
74LVC3G17-Q100 Triple non-inverting Schmitt trigger
74LVC3G04 Triple inverter
74LVC3G04-Q100 Triple inverter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC3G16 Triple buffer Rev. 3 — 12 May 2021 Product data sheet 1. General description The 74LVC3G16 provides three buffers. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC3G16 as a translator in a mixed 3.3 V and 5 V environment. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down. 2. Features and benefits • Wide supply voltage range from 1.65 V to 5.5 V • 5 V tolerant input/output for interfacing with 5 V logic • High noise immunity • Complies with JEDEC standard: • JESD8-7 (1.65 V to 1.95 V) • JESD8-5 (2.3 V to 2.7 V) • JESD8B/JESD36 (2.7 V to 3.