

# 11C01 Dual 5-4 Input OR/NOR Gate


11C ECL Product

### Description

The 11C01 is a voltage-compensated ECL dual 5-4 input OR/NOR gate. The circuit has standard internal voltage compensation with DC parameters identical to 10K ECL devices.

### Connection Diagrams


#### 16-Pin DIP (Top View)



### Pin Names


$D_{1a}$ - $D_{1e}$ ,  $D_{2a}$ - $D_{2d}$  Data Inputs  
 $Q_1$ ,  $\overline{Q_1}$ ,  $Q_2$ ,  $\overline{Q_2}$  Outputs

### Logic Symbol



$V_{CC1}$  = Pin 1 (5)  
 $V_{CC2}$  = Pin 16 (4)  
 $V_{EE}$  = Pin 8 (12)  
 ( ) = Flatpak

#### 16-Pin Flatpak (Top View)



### Ordering Information

Package	Outline	Order Code
Ceramic DIP	4J	DC
Flatpak	3L	FC

# 11C01

## Absolute Maximum Ratings

Above which the useful life may be impaired

Storage Temperature	-65°C to +150°C
Maximum Junction Temperature (T <sub>J</sub> )	+150°C
Supply Voltage Range	-7.0V to GND
Input Voltage (DC)	V <sub>EE</sub> to GND
Output Current (DC Output HIGH)	-50 mA
Operating Range	-5.5V to -4.75V
Lead Temperature (Soldering 10 sec.)	300°C

## Guaranteed Operating Ranges

Supply Voltage (V <sub>EE</sub> )			Ambient Temperature (T <sub>A</sub> )
Min	Typ	Max	
-5.5V	-5.2V	-4.75V	0°C to +75°C

## D C Characteristics: V<sub>EE</sub> = -5.2V, V<sub>CC</sub> = GND


Symbol	Characteristic	Min	Typ	Max	Unit	T <sub>A</sub>	Condition
V <sub>OH</sub>	Output Voltage HIGH	-1000 -960 -900		-840 -810 -720	mV	0°C +25°C -75°C	V <sub>IN</sub> = V <sub>IH(Max)</sub> or V <sub>IL(Min)</sub> per Truth Table
V <sub>OL</sub>	Output Voltage LOW	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C -25°C +75°C	
V <sub>OHC</sub>	Output Voltage HIGH	-1020 -980 -920			mV	0°C -25°C -75°C	V <sub>IN</sub> = V <sub>IH(Min)</sub> or V <sub>IL(Max)</sub> per Truth Table
V <sub>OLC</sub>	Output Voltage LOW			-1645 -1630 -1605	mV	0°C -25°C -75°C	
V <sub>IH</sub>	Input Voltage HIGH	-1145 -1105 -1045		-840 -810 -720	mV	0°C +25°C +75°C	Guaranteed Input Voltage HIGH for All Inputs
V <sub>IL</sub>	Input Voltage LOW	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C +25°C +75°C	Guaranteed Input Voltage LOW for All Inputs
I <sub>IH</sub>	Input Current HIGH			350	μA	+25°C	V <sub>IN</sub> = V <sub>IH(Max)</sub>
I <sub>IL</sub>	Input Current LOW	0.5			μA	+25°C	V <sub>IN</sub> = V <sub>IL(Min)</sub>
I <sub>EE</sub>	Power Supply Current	-30	-24		mA	+25°C	Inputs and Outputs Open

Loading is 50Ω to -2.0V


## AC Characteristics: V<sub>EE</sub> = -5.2V, T<sub>A</sub> = +25°C

Symbol	Characteristic	Flatpak			DIP			Unit	Condition
		Min	Typ	Max	Min	Typ	Max		
t <sub>PLH</sub>	Propagation Delay, LOW to HIGH	0.45	0.7	0.95	0.60	0.90	1.15	ns	See Figure 1
t <sub>PHL</sub>	Propagation Delay, HIGH to LOW	0.45	0.7	0.95	0.60	0.90	1.15	ns	
t <sub>TLH</sub>	Output Transition Time LOW to HIGH (20% to 80%)		0.7	0.95		0.90	1.15	ns	
t <sub>PHL</sub>	Output Transition Time HIGH to LOW (80% to 20%)		0.7	0.95		0.90	1.15	ns	

Figure 1 Switching Circuit and Waveforms



$L_1$  and  $L_2$  = equal length 50 $\Omega$  impedance lines  
 $R_T$  = 50 $\Omega$  Termination of scope  
 Decoupling 0.1  $\mu$ F from GND to  $V_{EE}$  and  $V_{CC}$   
 $C_L \leq 3$ pF



Jig set-up with no circuit under test  
 $V_{CC1} = V_{CC2} = -2.0$ V  
 $V_{EE} = -3.2$ V

Truth Table

In					Out	
D <sub>1a</sub>	D <sub>1b</sub>	D <sub>1c</sub>	D <sub>1d</sub>	D <sub>1e</sub>	Q <sub>1</sub>	$\bar{Q}_1$
L	L	L	L	L	L	H
H	X	X	X	X	H	L
X	H	X	X	X	H	L
X	X	H	X	X	H	L
X	X	X	H	X	H	L
X	X	X	X	H	H	L

In				Out	
D <sub>2a</sub>	D <sub>2b</sub>	D <sub>2c</sub>	D <sub>2d</sub>	Q <sub>2</sub>	$\bar{Q}_2$
L	L	L	L	L	H
H	X	X	X	H	L
X	H	X	X	H	L
X	X	H	X	H	L
X	X	X	H	H	L

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care