


1464

High Speed Power MOSFET Driver Amplifier



The 1464 is a high speed, FET input, transconductance amplifier, designed to drive an external power MOSFET output stage. The use of an external output stage makes the 1464 extremely versatile, allowing the users to tailor the part to their requirements. It operates from $\pm 10V$ to $\pm 50V$ supplies.

Input bias current and offset voltage are guaranteed less than $\pm 200pA$ and $\pm 5mV$, respectively. The 1464's high output impedance ($30M\Omega$, typical) combined with its transconductance of $5,000\mu mhos$ (typical), allows the user easily to construct power op-amps with open loop gains in excess of 100dB.

The 1464 is packaged in an 8-pin TO-3 package and the standard device is fully specified for $-55^{\circ}C$ to $+125^{\circ}C$ operation. The 1464-83 is specified over the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range and meets the high reliability requirements of MIL-STD-883C, Class "B". This device may also be ordered screened to Class "S".




Figure 1. 1464 Standard Configuration


FEATURES

- FET Input
- Wide Supply Range:
 $\pm 10V$ to $\pm 50V$
- User Selected VMOS Output Stage (No SOA Restrictions)
- Configure Class AB or Class B


APPLICATIONS

- Deflection Yoke Drivers
- PWM Motor Drive Amplifiers
- Video Distribution Amplifiers
- ATE Pin Drivers
- High Performance Audio Amplifiers

PACKAGE DIMENSIONS



TO-3 METAL CAN



BOTTOM VIEW

PIN DESIGNATION

1. +I_{OUT} OUTPUT SOURCE
2. +V_{CC}
3. +I_{LIMIT}
4. -I_{LIMIT}
5. -I_{IN}
6. +I_{IN}
7. -V_{CC}
8. -I_{OUT} OUTPUT SINK

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±55V
Differential Input Voltage	±25V
Common Mode Input Voltage	±V _{cc}
Operating Temperature Range (Case)	-55°C to +125°C
Specified Temperature Range (Case)	
1464, 1464-83(1)	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C

SPECIFICATIONS (+25°C, V_{cc} = ±36V, unless otherwise indicated.)

PARAMETER	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS				
Offset Voltage: Initial	---	±2	±5	mV
Drift vs. Temperature	---	±20	---	μV/°C
Bias Current: Initial	---	±10	±200	pA
Drift vs. Temperature	---	Doubles every 10°C	---	
Common Mode Voltage Range for DC Linear Operation	---	±28	---	V
Common Mode Rejection Ratio	90	100	---	dB
TRANSFER CHARACTERISTICS				
Transconductance	---	5,000	---	μmhos
Open Loop Gain (R _L = ∞)	95	103	---	dB
OUTPUT CHARACTERISTICS				
Output Resistance	---	30	---	MΩ
Output Compliance Voltage (R _L = ∞)	±33	±35	---	V
Output Drive Current	---	±8	---	mA
Output Bias Current	5.5	6.5	7.5	mA
POWER REQUIREMENTS				
Supply Voltage Range	±10	±36	±50	V
Quiescent Current	---	±30	±36	mA

NOTES

1. Screened to the high reliability requirements of MIL-STD-883C, Class "B". May also be ordered screened to Class "S".

DESIGN CONSIDERATIONS

The 1464 is designed to drive a complementary power MOSFET output stage. The output stage can be run Class B (for low quiescent power dissipation) or Class AB (for low distortion, fast settling), as shown in Figure 2. The 1464 supplies a quiescent output bias current of ~6.5mA between pins 1 and 8 in order to drive the output FET bias circuitry (for Class B operation, short pins 1 and 8). The output bias current has a negative temperature coefficient of ~-12.5μA/°C (Figure 3); if the 1464 is mounted to the same heat sink as the output FETs, this will allow the use of a simple, single resistor bias scheme. If the output FETs are mounted on a separate heat sink, temperature compensation must be provided externally; one way of doing this is shown in Figure 4. This circuit, known as a V_{BE} multiplier, will provide a temperature coefficient of ~-3.2mV/°C per volt of bias

voltage (transistor Q1 must be mounted on the same heat sink as the output FETs).

The 1464 is a differential input transconductance amplifier. To construct a high performance operational amplifier, it is only necessary to add a high input impedance output stage. The low-frequency voltage gain of the 1464 is determined by its transconductance and load resistance:

$$A_{v/v} = g_m(R_L || R_o) \text{ where:}$$

$$g_m = \text{transconductance of} \\ 1464 \cong 5,000 \mu\text{mhos (typical)}$$

$$R_L = \text{load resistance (input resistance} \\ \text{of external output stage)}$$

$$R_o = \text{output resistance of} \\ 1464 \cong 30\text{M}\Omega \text{ (typical)}$$




Figure 2. Output Stage Biasing




Figure 3. 1464 $I_{O.B.}$ vs. T_{Case}




Figure 4. Biasing Output Stage Using a V_{BE} Multiplier.

By using a MOSFET output stage, the load resistance is maximized, and thus high gain is achieved. The maximum gain achievable is limited to $\sim 103\text{dB}$ (typical) by the output resistance of the 1464 ($30\text{M}\Omega$ typical).

The input capacitance of the output stage creates a dominant pole in the amplifier transfer function. Thus, the 1464 is compensated by the input capacitance of the output stage. Increasing this capacitance will increase stability, but will reduce slew rate and frequency response. An alternative method of compensation is to lower the input resistance of the output stage; this does not affect slew rate as much, but does reduce open loop gain at all frequencies. Taking load capacitance into account, the gain of the amplifier will be:

$$A_{V/V} = \frac{g_m(R_L || R_o)}{1 + 2\pi(R_L || R_o)C_L f}$$

where C_L = load capacitance (input capacitance of output stage)

Several typical circuits are shown in Figures 6, 7, 8 and 9; their performance is compared in Figure 10. Ferranti/Supertex FETs were chosen as the output devices due to their comparatively low capacitance, which allows higher slew rates and wider bandwidths. Other FETs may be used if desired, or FETs may be paralleled for increased current output.

Current Limiting

The 1464 has provisions for current limiting via pins 3 ($+I_{LIMIT}$) and 4 ($-I_{LIMIT}$). The basic current limit configuration, shown in Figure 1, requires two transistors and two resistors. The current limit resistors are chosen such that:

$$R = \frac{0.6V}{I_{LIMIT}}$$

where I_{LIMIT} = desired limit current

R = current limit resistor

Different positive and negative current limits may be used, if desired.

Figure 5 shows a foldback current limiting scheme which limits short circuit current to a small fraction of the full load current. The value of the limiting resistors may be determined as follows:

$$R_A \cong \frac{0.6V}{I_{MAX}}$$

$$R_B \cong 300 \left(\frac{V_{CC}}{0.6V - R_{AISC}} - 1 \right)$$

where

$$I_{MAX} = I_{OUT} \text{ at maximum } V_{OUT}$$

I_{SC} = Short circuit current (I_{OUT} at $V_{OUT} = 0V$)

If no current limiting is desired, pins 3 and 4 should be left open and power should be applied directly to pins 2 and 7.

Bypassing

For optimum performance and noise rejection, power supplies should be bypassed with $1\mu\text{F}$ tantalum capacitors in parallel with $0.01\mu\text{F}$ ceramic capacitors. These should be mounted as close to the 1464 as possible. Additional bypassing should be used at the output stage, with a minimum of $10\mu\text{F}$ per amp of output current. These capacitors should be tantalum also, and should be mounted close to the drains of the output FETs. Layout and bypassing are critical for short settling times; more bypassing may be required if this parameter is critical.

Thermal Considerations

In most applications the 1464 and its output stage will require a heat sink. If the 1464 is mounted on the same heat sink as the output stage, the user will have to consider its power dissipation (2.6W maximum at $V_{CC} = \pm 36V$) as well as the power dissipation of the output transistors. In circuits where the 1464 is not mounted on the same heat sink as the output stage, the 1464 will generally require a separate, small heat sink when operated at supply voltages greater than $V_{CC} = \pm 20V$. The thermal resistance of the 1464 (case to ambient) is approximately 30°C/W . Thus, operating at $V_{CC} = \pm 36V$ ($I_{CC} = \pm 36\text{mA}$ max., $P_D = 2.6\text{W}$ max.) without a heat sink would cause the case temperature to rise $(2.6\text{W}) (30^\circ\text{C/W}) = 78^\circ\text{C}$ above ambient. A small, clip-on heat sink, such as the AAVID 4791B, would reduce this to approximately 38°C above ambient. A larger heat sink may be required at higher voltages, or at high ambient temperatures.







Figure 5. 1464 With Foldback Current Limiting



※ MOUNT 1464 AND OUTPUT DEVICES ON COMMON HEAT SINK
 ※ ADJUST R₁ FOR I_O ≈ 25mA



※ MOUNT 1464 AND OUTPUT DEVICES ON COMMON HEAT SINK
 ※ ADJUST R₁ FOR I_O ≈ 25mA

TYPICAL CHARACTERISTICS (V_{cc} = ±36V, T_c = 25°C, R_L = 300Ω)

Slew Rate	±500V/μs
Unity Gain Bandwidth	26MHz
Open Loop Gain (DC)	103dB
Output Voltage (I _{OUT} = 100mA)	±30V
Output Short Circuit Current	±125mA
Settling Time (A _{CL} = -5, ±10V Step, 0.1%)	110ns

STABLE FOR NOISE GAINS ≥ 3



TYPICAL CHARACTERISTICS (V_{cc} = ±36V, T_c = 25°C, R_L = 50Ω)

Slew Rate	±175V/μs
Unity Gain Bandwidth	19MHz
Open Loop Gain (DC)	103dB
Output Voltage (I _{OUT} = 560mA)	±28V
Output Short Circuit Current	750mA
Settling Time (A _{CL} = -1, ±10V Step, 0.1%)	150ns

UNITY GAIN STABLE

Figure 6. ±30V, ±100mA Output High Speed Op Amp

Figure 7. ±28V, ±560mA Output High Speed Op Amp



TYPICAL CHARACTERISTICS ($V_{CC} = \pm 36V, T_c = 25^\circ C, R_L = 15\Omega$)

Slew Rate	$\pm 100V/\mu s$
Unity Gain Bandwidth	9MHz
Open Loop Gain (DC)	100dB
Output Voltage ($I_{OUT} = 2A$)	$\pm 30V$
Output Short Circuit Current	3A
Settling Time ($A_{CL} = -1, \pm 10V$ Step, 0.1%)	230ns
UNITY GAIN STABLE	

TYPICAL CHARACTERISTICS ($V_{CC} = \pm 36V, T_c = 25^\circ C, R_L = 5.6\Omega$)

Slew Rate	$\pm 50V/\mu s$
Unity Gain Bandwidth	2MHz
Open Loop Gain (DC)	96dB
Output Voltage ($I_{OUT} = 5A$)	$\pm 28V$
Output Short Circuit Current	6A
Settling Time ($A_{CL} = -1, \pm 10V$ Step, 0.1%)	750ns
UNITY GAIN STABLE	

Figure 8. $\pm 30V, \pm 2A$ Output Op Amp

Figure 9. $\pm 28V, \pm 5A$ Output Op Amp

TYPICAL PERFORMANCE

$V_{CC} = \pm 36V, T_c = 25^\circ C, R_L = \text{Rated Load (See Notes)}$

P_{OUT}	$\pm V_{OUT}$	$\pm I_{OUT}$	Slew Rate	Settling Time (0.1%, $\pm 10V$ Step)	Unity Gain Bandwidth	A_{OL}	Circuit/See Figure No.	Notes
3W	$\pm 30V$	$\pm 100mA$	$\pm 500V/\mu s$	110ns ($A_{CL} = -5$)	26MHz	103dB	6	$R_L = 300\Omega$; Stable for Noise Gains ≥ 3
15.7W	$\pm 28V$	$\pm 560mA$	$\pm 175V/\mu s$	150ns ($A_{CL} = -1$)	19MHz	103dB	7	$R_L = 50\Omega$; Unity Gain Stable
60W	$\pm 30V$	$\pm 2A$	$\pm 100V/\mu s$	230ns ($A_{CL} = -1$)	9MHz	100dB	8	$R_L = 15\Omega$; Unity Gain Stable
140W	$\pm 28V$	$\pm 5A$	$\pm 50V/\mu s$	750ns ($A_{CL} = -1$)	2MHz	96dB	9	$R_L = 5.6\Omega$; Unity Gain Stable

Figure 10. Comparison of Amplifier Performance