Keysight 1GC1-4268 DC - 12 GHz Packaged Divide-by-2 Prescaler HMMC-5624-BLK 7" diameter reel/500 each HMMC-5624-TR1 bubble strip/10 each



# Data Sheet

- Wide frequency range:
  0.2 12 GHz
- High input power sensitivity: On-chip pre- and post-amps
  - 15 to +10 dBm (1 to 8 GHz)
  - 10 to +8 dBm (8 to 10 GHz)
  - 5 to +2 dBm (10 to 12 GHz)
- P<sub>out</sub>: +0 dBm (0.5 V<sub>p-p</sub>)
- Low phase noise:
  - 153 dBc/Hz @ 100 kHz offset
- (+) or (-) Single supply bias with wide range: 4.5 to 6.5 V
- Differential I/O with on-chip 50  $\Omega$  matching
- Available in RoHs compliant, 16 pin
- 3 mm x 3 mm QFN SMT package with integral heat sink



# Description

The 1GC1-4268 is a packaged GaAs HBT MMIC prescaler which offers DC to 12 GHz frequency translation for use in communications and EW systems incorporating high-frequency PLL oscillator circuits and signal-path down conversion applications. The differential I/O compatible prescaler provides a large input power sensitivity window, low phase noise and is packaged in a 3 mm x 3 mm 16-pin QFN SMT package.

## Absolute maximum ratings<sup>1</sup>

(@  $T_A = 25$  °C, unless otherwise indicated)

Symbol	Parameters/conditions	Min	Мах	Units
V <sub>cc</sub>	Bias supply voltage		+7	Volts
$V_{\text{EEE}}$	Bias supply voltage	-7		Volts
V <sub>CC</sub> - V <sub>EEE</sub>	Bias supply delta	0	+7	Volts
$V_{\text{Logic}}$	Logic threshold voltage	V <sub>cc</sub> -1.5	V <sub>cc</sub> -1.2	Volts
P <sub>in (CW)</sub>	CW RF input power		+10	dBm
$V_{RFin}$	DC input voltage (@ RF <sub>in</sub> or RF <sub>in</sub> Ports)		$V_{cc} \pm 0.5$	Volts
T <sub>op</sub> <sup>2</sup>	Pkg heatsink operating temp.	-40	+85	°C
T <sub>st</sub>	Storage temperature	-65	+165	°C
T <sub>max</sub>	Maximum solder reflow temp. (Max. 3 cycles @ 30 sec/cycle)		260	°C



- Package type:
  - Quad flat no pins (SMT QFN)
- Package dimensions:
- 3.0 x 3.0 mm (0.118 x 0.118 in) - Package thickness: 0.90 ±0.10 mm (0.035 ±0.0039 in)
- Pin pitch: 0.5 mm (0.0197 in)
- Pin width: 0.20 mm (0.008 in)

1.	Operation in excess of an	y parameter limit	(except T <sub>op</sub> ) may	cause permanen	t damage to the device.

MTTF > 1x10<sup>6</sup> hours @ T<sub>op</sub> ≤ 85 °C. Operation in excess of maximum package pin operating temperature (T<sub>op</sub>) will degrade MTTF.

# DC specifications/physical properties ( $T_A$ = 25 °C, $V_{CC} - V_{EE}$ = 5.0 volts, unless otherwise listed)

Symbol	Parameters/conditions	Min	Тур	Мах	Units
$V_{\rm CC} - V_{\rm EE}$	Operating bias supply difference <sup>1</sup>	4.5	5.0	6.5	Volts
I <sub>cc</sub>   or  I <sub>EE</sub>	Bias supply current	34	40	46	mA
$V_{RFin(q)} \ R_{Fout(q)}$	Quiescent DC voltage appearing at all RF ports		V <sub>cc</sub>		Volts
V <sub>Logic</sub>	Nominal ECL logic level (VLogic contact self–bias voltage, generated on–chip)	V <sub>cc</sub> -1.45	V <sub>cc</sub> -1.32	V <sub>cc</sub> -1.25	Volts

1. Prescaler will operate over full specified supply voltage range. V<sub>cc</sub> or V<sub>EE</sub> not to exceed limits specified in Absolute maximum ratings section.

## **RF** specifications

 $(T_{A} = 25 \text{ °C}, Z_{0} = 50 \Omega, V_{CC} - V_{EE} = 5.0 \text{ volts})$ 

Symbol	Parameters/conditions	Min	Тур	Max	Units
<b>f</b> <sub>in(max)</sub>	Maximum input frequency of operation	12	14		GHz
<b>f</b> <sub>in(min)</sub>	Minimum input frequency of operation <sup>1</sup> (P <sub>in</sub> = -10 dBm)		0.2	0.5	GHz
f <sub>Self-Osc.</sub>	Output self-oscillation frequency <sup>2</sup>		3.4		GHz
P <sub>in</sub>	@ DC, (square-wave input)	-15	> -25	+10	dBm
	@ fin = 500 MHz, (sine-wave input)	-15	> -20	+10	dBm
	<sup>f</sup> in = 1 to 8 GHz	-15	> -20	+10	dBm
	<sup>f</sup> in = 8 to 10 GHz	-10	> -15	+5	dBm
	<sup>f</sup> in = 10 to 12 GHz	-5	> -10	-1	dBm
RL	Small–signal input/output return loss (@f <sub>in</sub> < 10 GHz)		15		dB
S <sub>12</sub>	Small-signal reverse isolation (@f <sub>in</sub> < 12 GHz)		30		dB
$\phi_N$	SSB phase noise (@ P <sub>in</sub> = 0 dBm, 100 kHz offset from a f <sub>out</sub> = 1.2 GHz carrier)		-153		dB/Hz
Jitter	Input signal time variation @ zero-crossing (f <sub>in</sub> = 10 GHz, P <sub>in</sub> = -10 dBm)		1		ps
$\mathbf{T}_{\rm r}$ or $\mathbf{T}_{\rm f}$	Output transition time (10 to 90% rise/fall time)		70		ps
	@ f <sub>out</sub> < 1 GHz	-2.0	0.0		dBm
P <sub>out</sub> <sup>3</sup>	@ f <sub>out</sub> = 2.5 GHz	-3.5	-1.5		dBm
	@ f <sub>out</sub> = 3.5 GHz	-4.5	-2.5		dBm
	@ f <sub>out</sub> < 1 GHz		0.5		Volts
$ V_{out(p-p)} ^4$	@ f <sub>out</sub> = 2.5 GHz		0.42		Volts
	@ f <sub>out</sub> = 3.5 GHz		0.37		Volts
$P_{_{Spitback}}$	f <sub>out</sub> power level appearing at RF <sub>in</sub> or RF <sub>in</sub> (@ f <sub>in</sub> 10 GHz, unused RF <sub>out</sub> or RF <sub>out</sub> unterminated)		-50		dBm
	$f_{out}$ power level appearing at RF <sub>in</sub> or RF <sub>in</sub> (@ $f_{in} = 10$ GHz, both RF <sub>out</sub> & RF <sub>out</sub> terminated)		-55		dBm
$P_{feedthru}$	Power level of lin appearing at RF <sub>out</sub> or RF <sub>out</sub> (@ $f_{in} = 12$ GHz, P <sub>in</sub> = 0 dBm, referred to P <sub>in</sub> ( $f_{in}$ ))		-30		dBc
H <sub>2</sub>	Second harmonic distortion output level (@ $f_{out} = 3.0 \text{ GHz}$ , referred to $P_{out}(f_{out})$ )		-25		dBc

For sine-wave input signal. Prescaler will operate down to DC for square-wave input signal. Min. divide frequency limited by input slew rate. 1.

Prescaler can exhibit this output signal under bias in the absence of an RF input signal. This condition can be eliminated by use of theInput DC offset 2. technique described on page 4.

Fundamental of output square wave's Fourier series.
 Square wave amplitude calculated from P<sub>out</sub>.

# Applications

The 1GC1-4268 is designed for use in high frequency communications, microwave instrumentation, and EW radar systems where low phase-noise PLL control circuitry or broadband frequency translation is required.

## Operation

The device is designed to operate when driven with either a single–ended or differential sinusoidal input signal over a 200 MHz to 12 GHz bandwidth. Below 200 MHz the prescaler input is "slew–rate" limited, requiring fast rising and falling edge speeds to properly divide. The device will operate at frequencies down to DC when driven with a square–wave.

Due to the presence of an off-chip RF-bypass capacitor inside the package (connected to the Vthe device), and the unique design of the device itself, the component may be biased from either a single positive or single negative supply bias. The backside of the package is not directly connected to any DC bias point on the device.

For positive supply operation,  $V_{CC}$  pins are nominally biased at any voltage in the +4.5 to +6.5 volt range with pin 8 (V<sub>EE</sub>) grounded. For negative bias operation V<sub>CC</sub> pins are typically grounded and a negative voltage between -4.5 to -6.5 volts is applied to pin 8 (V<sub>EF</sub>).

# AC-coupling

All RF ports are DC connected on-chip to the V<sub>cc</sub> contact through on- chip 50  $\Omega$  resistors. Under any bias conditions where V<sub>cc</sub> is not DC grounded, the RF ports should be AC coupled via series capacitors mount- ed on the PC-board. Only under bias conditions where V<sub>cc</sub> is DC grounded (as is typical for negative bias supply operation) may the RF ports be direct coupled to adjacent circuitry or in some cases, such as level shifting to subsequent stages. In the latter case the package heat sink may be "floated" and bias applied as the difference between V<sub>cc</sub> and V<sub>ee</sub>.


## Input DC offset

If an RF signal with sufficient signal to noise ratio is present at the RF input pin, the prescaler will operate and provide a divided output equal the input frequency divided by the divide modulus. Under certain "ideal" conditions where the input is well matched at the right input frequency, the component may "self–oscillate", especially under small signal input powers or with only noise present at the input. This "self–oscillation" will produce a undesired output signal also known as a false trigger.

To prevent false triggers or self-oscillation conditions, apply a 20 to 100 mV DC offset voltage between the  $RF_{in}$  and  $RF_{in}$  ports. This prevents in innoise or spurious low level signals from triggering the divider.

Adding a 10 K $\Omega$  resistor between the unused RF input to a contact point at the V<sub>EE</sub> potential will result in an offset of 25 mV between the RF inputs. Note however, that the input sensitivity will be reduced slightly due to the presence of this offset.

An input DISABLE pin is also provided to allow the prescaler input pre-amp to be locked into either a logic "High" or "Low" state, thereby preventing false triggers.



N/C pins can be left open, but it is recommended to connect these to RF/DC ground.
 Pin 17 is the center heat slug this must be connected to RF/DC ground. Use filled vias to prevent solder voids.
 Discrete parallel plate capacitor or equivalent: 250 VWDC, +/- 10% capacitance tolerance

Figure 1: 1GC1-4268 simplified schematic

# Assembly Techniques

Independent of the bias applied to the package, the backside of the package should always be connected to both a good RF ground plane and a good thermal heat sinking region on the PC-board to optimize performance. For single-ended output operation, the unused RF output pin should be terminated into 50  $\Omega$  to a contact point at the V<sub>cc</sub> potential or to RF ground through a DC blocking capacitor.

Figure 2 shows the package / PCB assembly diagram for single-ended or differential input frequency operation through 12 GHz. For positive supply operation,  $V_{cc}$  is typically biased to a positive voltage between +4.5 and +6.5 volts and  $V_{EE}$  is grounded. For negative supply operation,  $V_{EE}$  is typically biased between -4.5 to -6.5 volts and  $V_{cc}$  is grounded. In either case, the supply contact to the package bias pin(s) must be capacitively bypassed (0.01 mF, recommended) to provide good bias stability, input sensitivity and low input power feed through. The bypass capacitor should be located as close as possible to the package pin.

In general, AC coupling capacitors are recommended on the RFin and RFout connections to the package. For positive supply operation,  $V_{cc}$  is positively biased resulting in a positive DC voltage appearing at RF<sub>in</sub> or RF<sub>out</sub>. In this case a AC coupling cap is required. For singulated package dimensions of the 3 mm x 3 mm QFN package, refer to Figure 3. The QFN SMT package is compatible with industry standard solder-reflow attach processes.

## Moisture Compatibility

Injection mold components like the 1GC1-4268 are moisture-sensitive. The product is tested to the Moisture and Reflow Sensitivity Level 3A as per IPC/Jedec J-STD-020 and must be mounted within 168 hours of opening the shipping container. Store and handle parts for reflow and for rework per IPC/Jedec J-STD-033B.

## Tape and Reel

The 1GC1-4268 is available in tape and reel format to facilitate automatic pick and place manufacturing. Figure 4 shows the tape dimension for the 1GC1-4268 packaged solution.

## **RoHS** Compliance

This part is RoHS compliant, meeting the requirements of the EU *Restriction of Hazardous Substances Directive* 2011/65/EU, commonly known as RoHS. Six substances are regulated: lead, mercury, cadmium, chromium VI (hexavalent chromium), polybrominated biphenyls (PBB), and polybrominated biphenyl ethers (PBDE). RoHS compliance requires that any residual concentration of these substances is below the Directive's maximum concentration values (MCV): cadmium 100 ppm by weight and all others 1000 ppm by weight.


# ESD and Handling Precautions

GaAs MMICs in either chip or SMT packages are ESD sensitive. ESD preventive measures must be employed in all aspects of storage, handling, and assembly. MMIC ESD precautions, handling considerations, die attach and bonding methods are critical factors in successful GaAs MMIC performance and reliability. Keysight Technologies, Inc., *GaAs MMIC ESD, Die Attach and Bonding Guidelines - Application Note* (5991–3484EN) provides basic information on these subjects.

## Additional References


PN #18, "HBT Prescaler Evaluation Board."





a.) Single-supply, positive-bias configuration

# Negative Supply



w/pin connected to GND: HIGH  $\rm P_{out}$  assembly (0.0 dBm [0.5 Vp-p] @ ICC =58 mA)

w/pin NOT connected to GND: LOW  $\rm P_{out}$  assembly (-6.0 dBm [0.25p-p] @ ICC =40 mA)

- 1. Supply bypass capacitors should be positioned as close as possible to the package supply pin.
- V<sub>EE</sub> MUST be grounded (positive supply configuration) or biased to a negative supply (negative supply operation.) V<sub>PwrSel</sub> connections are optional depending on the output power and supply current requirements of the application.
- The package backside grounding pad MUST be soldered to a good RF ground trace and thermal heatsinking area on the PC board to achieve optimum forward and reverse isolation. The package backside grounding pad is NOT DC connected to the device DC ground.
- 4. For single-ended output operation the unused RFout or RFout Pin should be terminated in  $50 \ \Omega$  to V<sub>cc</sub> or to ground through an AC coupling capacitor (positive supply operation) or to ground (negative supply operation) to achieve optimum input sensitivity and reverse "Spitback" performance.
- 5. PCB ground paddle should incorporate multi-layer, "via In pad platted over (VIPPO)\* RF and DC grounding vias.

Optional  $V_{\mbox{\tiny PwrSel}}$  pin connection:


w/pin connected to V<sub>EE</sub>: HIGH P<sub>out</sub> assembly (+00 dBm [0.5 V<sub>n-n</sub>] @ I<sub>FE</sub> = -58 mA)

w/pin NOT connected to V\_{EE}: LOW P\_{out} assembly (-6.0 dBm  $[0.25V_{p-p}] @ I_{EE} = -40$  mA)

b.) Single-supply, negative-bias configuration


Optional  $V_{\mbox{\tiny PwrSel}}$  pin connection:

## Top view




## Side view


Figure 3. Package and dimensions




## Bottom view



- 1. Dimensions in millimeters
- 2. Side of pin is not plated (bare copper alloy, max burr 0.15mm)
- 3. Permanently mark-part number and date code (4x4 number, year, work week)



# Supplemental Data








Figure 6. Typical supply current & V $_{\sf Logic}$  vs. supply voltage








Figure 8. Output power vs. output frequency,  $f_{out}$ (GHz)





Figure 9. Typical "Spitback" power  $P(f_{out})$  appearing at RF input port

# Evolving

Our unique combination of hardware, software, support, and people can help you reach your next breakthrough. We are unlocking the future of technology.



From Hewlett-Packard to Agilent to Keysight



#### myKeysight

**KEYSIGHT SERVICES** Accelerate Technology Adoption

Lower costs.

## www.keysight.com/find/mykeysight

A personalized view into the information most relevant to you.

#### **Keysight Services**

myKeysight

### www.keysight.com/find/service

Keysight Services can help from acquisition to renewal across your instrument's lifecycle. Our comprehensive service offerings-one-stop calibration, repair, asset management, technology refresh, consulting, training and more-helps you improve product quality and lower costs.

#### **Keysight Channel Partners**

#### www.keysight.com/find/channelpartners

Get the best of both worlds: Keysight's measurement expertise and product breadth, combined with channel partner convenience.

This data sheet contains a variety of typical and guaranteed performance data. The information supplied should not be interpreted as a complete list of circuit specifications. Customers considering the use of this, or other Keysight Technologies GaAs ICs, for their design should obtain the current production specifications from Keysight. In this data sheet the term typical refers to the 50th percentile performance. For additional information contact Keysight at MMIC\_Helpline@keysight.com.

The product described in this data sheet is RoHS Compliant and RoHS Process Compatible with a maximum temperature of 260 °C and a maximum of 3 temperature cycles.

www.keysight.com/find/mmic

For more information on Keysight Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

### Americas

Canada	(877) 894 4414
Brazil	55 11 3351 7010
Mexico	001 800 254 2440
United States	(800) 829 4444

## Asia Pacific

Australia 1 800 629 485 800 810 0189 China Hong Kong 800 938 693 1 800 11 2626 India Japan 0120 (421) 345 Korea 080 769 0800 Malaysia 1 800 888 848 Singapore 1 800 375 8100 Taiwan 0800 047 866 Other AP Countries (65) 6375 8100

#### Europe & Middle East

United Kingdom

0800 0260637

For other unlisted countries: www.keysight.com/find/contactus (BP-06-08-16)



www.keysight.com/go/quality Keysight Technologies, Inc. DEKRA Certified ISO 9001:2015 Quality Management System

This information is subject to change without notice. © Keysight Technologies, 2016 Published in USA, September 23, 2016 5992-1800EN www.keysight.com

