

1N6095 1N6096 **SD41**

SWITCHMODE POWER RECTIFIERS

using the Schottky Barrier principle with a platinum barrier metal. These state-of-the-art devices have the following features.

- Guardring for Stress Protection
- Low Forward Voltage
- 150°C Operating Junction Temperature Capability
- Guaranteed Reverse Avalanche

SCHOTTKY BARRIER RECTIFIERS

25 and 30 AMPERES 30 to 45 VOLTS



CASE 245 (DO-4)

MAXIMUM RATINGS

Rating	Symbol	1N6095*	1N6096*	SD41	Unit
Peak Repetitive Reverse Voltage Working Peak Reverse Voltage DC Blocking Voltage	VRRM VRWM VR	30	40	45	Volts
Average Rectified Forward Current (Rated Vg)	10	25 T _C = 70°C	25 T _C = 70°C	30 T _C = 105 °C	Amps
Case Temperature (Rated V _R)	τ _C	105	105		C
Nonrepetitive Peak Surge Current (Surge applied at rated load conditions halfwave_single phase, 60 Hz)	IFSM	400	400	600	Amp
Peak Repetitive Reverse Surge Current (2.0 µs. 1.0 kHz) See Figure 10. (1)	IRRVI	2 0	2.0	2 0	Amps
Operating and Storage Junction Temperature Range	TJ T _{stg}	-65 to + 125	-65 to + 125	-55 to + 150°C	: C
Peak Operating Junction Temperature (Forward Current Applied)	TJIEKI	150	150	150	: C
Voltage Rate of Change (Rated Vp)	dv∴dt			700	V μ5

THERMAL CHARACTERISTICS

Characteristic	Symbol	1N6095*	1N6096*	SD41	Unit
Maximum Thermal Resistance Junction to Case	R _H JC	-	20		C W

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	1N6095*	1 N6096*	SD41	Unit
Maximum Instantaneous Forward Voltage (2) sig = 30 Amp. T _C = 125°C; sig = 78.5 Amp. T _C = 70°C;	VF	0.86	0.86	0 55	Volts
Maximum Instantaneous Reverse Current (2) (Rated dc Voltage, T _C = 125°C)	'R	250	250	125	mA
Capacitance (100 kHz ≥ f ≥ 1 0 MHz)	Ct	6000 V _R = 1.0 V	6000 V _R = 1.0 V	2000 V _R = 5 0 V	pF

*Indicates JEDEC Registered Data

:1) Not JEDEC requirement, but a Motorola product capability :2) Pulse Test, Pulse Width = 300 μs , Duty Cycle $\lesssim 2.0\%$

FIGURE 1 -- MAXIMUM FORWARD VOLTAGE





FIGURE 3 - MAXIMUM SURGE CAPABILITY


VR. REVERSE VOLTAGE (VOLTS)





HIGH FREQUENCY OPERATION


Since current flow in a Schottky rectifier is the result of majority carrier conduction, it is not subject to junction diode forward and reverse recovery transients due to minority carrier injection and stored charge. Satisfactory circuit analysis work may be performed by using a model consisting of an ideal diode in parallel with a variable capacitance (See Figure 4.)


Rectification efficiency measurements show that operation will be satisfactory up to several megahertz. For example, relative waveform rectification efficiency is approximately 70 per cent at 2.0 MHz, e.g., the ratio of dc power to RMS power in the load is 0.28 at this frequency, whereas perfect rectification would yield 0.406 for sine wave inputs. However, in contrast to ordinary junction diodes, the loss in waveform efficienty is not indicative of power loss; it is simply a result of reverse current flow through the diode capacitance, which lowers the dc output voltage













1N6095, 1N6096, SD41

FIGURE 9 - SCHOTTKY RECTIFIER





Guardring VIEW A-A

Motorola builds quality and reliability into its Schottky Rectifiers

First is the chip, which has an interface metal between the platinum-barrier metal and nickel-gold ohmic-contact metal to eliminate any possible interaction with the barrier. The indicated guardring prevents dv. dt problems, so shubbers are not required. The guardring also operates like a zener to absorb over-voltage transients.

Second is the package. There are molybdenum disks which closely match the thermal coefficient of expansion of silicon on each side of the chip. The top copper lead is also stress-reliefed.

These two features give the unit the capability of passing stringent thermal fatigue tests for 5,000 cycles. The top copper lead provides a low resistance to current and therefore does not contribute to device heating; a heat sink should be used when attaching wires.

Third is the redundant electrical testing. The device is tested before assembly in 'sandwich' form with the chip between the moly disks. It is tested again after assembly. As part of the final electrical test, devices are 100°_{\circ} tested for dv. dt at $1.600 \, \text{V}_{-\text{LS}}$ and reverse avalanche.

