



2016



N-Channel Enhancement Mode Field Effect Transistor

General Description

The 2016 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 1.8V. This device is suitable for use as a load switch or in PWM applications.

Features

- $V_{DS} (V) = 20V$
- $I_D = 4.2 A (V_{GS} = 4.5V)$
- $R_{DS(ON)} < 50m\Omega (V_{GS} = 4.5V)$
- $R_{DS(ON)} < 63m\Omega (V_{GS} = 2.5V)$



Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units	
Drain-Source Voltage	V_{DS}	20	V	
Gate-Source Voltage	V_{GS}	± 12	V	
Continuous Drain Current ^A	I_D	4.2	A	
Pulsed Drain Current ^B				
Power Dissipation ^A	P_D	$T_A=25^\circ C$	1.4	W
		$T_A=70^\circ C$	0.9	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ C$	

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units	
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	$t \leq 10s$	70	90	$^\circ C/W$
Maximum Junction-to-Ambient ^A		Steady-State	100	125	$^\circ C/W$
Maximum Junction-to-Lead ^C	$R_{\theta JL}$	63	80	$^\circ C/W$	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V	20			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =16V, V _{GS} =0V			1	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±12V			100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} I _D =250μA	0.4	0.6	1	V
I _{D(ON)}	On state drain current	V _{GS} =4.5V, V _{DS} =5V	15			A
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =4.5V, I _D =4.2A		41	50	mΩ
		V _{GS} =2.5V, I _D =3.7A		52	63	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =4.2A		8		S
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.76	1.2	V
I _S	Maximum Body-Diode Continuous Current				2	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =10V, f=1MHz		436		pF
C _{oss}	Output Capacitance			66		pF
C _{rss}	Reverse Transfer Capacitance			44		pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		3		Ω
SWITCHING PARAMETERS						
Q _g	Total Gate Charge	V _{GS} =4.5V, V _{DS} =10V, I _D =4.2A		6.2		nC
Q _{gs}	Gate Source Charge			1.6		nC
Q _{gd}	Gate Drain Charge			0.5		nC
t _{D(on)}	Turn-On DelayTime	V _{GS} =5V, V _{DS} =10V, R _L =2.7Ω, R _{GEN} =6Ω		5.5		ns
t _r	Turn-On Rise Time			6.3		ns
t _{D(off)}	Turn-Off DelayTime			40		ns
t _f	Turn-Off Fall Time			12.7		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =4A, dI/dt=100A/μs		12.3		ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =4A, dI/dt=100A/μs		3.5		nC

A: The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The value in any given application depends on the user's specific board design. The current rating is based on the ≤ 10s thermal resistance rating.

B: Repetitive rating, pulse width limited by junction temperature.

C. The R_{θJA} is the sum of the thermal impedance from junction to lead R_{θJL} and lead to ambient.

D. The static characteristics in Figures 1 to 6,12,14 are obtained using 80μs pulses, duty cycle 0.5% max.

E. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The SOA curve provides a single pulse rating.

Rev4 : June 2005

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance