SAMSUNG

DISPLAY DEVICES

Tentative

To :

SPECIFICATION

Application :

VACUUM FLUORESCENT DISPLAY MODULE

Model No. : 20T202DA1J

Issued Date	Description	Remark
Oct. 16, 1998	First Edition	All Pages

Issued by C. H. LEE	Customer Approval
Checked by J: K Jan	
Approved by Many.	



1. SCOPE

This specification applies to VFD module (Model No: 20T202DA1J) manufactured by Samsung Display Devices.

2. FEATURES

2.1 LCD compatible interface and mounting holes.

(This VFD module is capable to communicate some different type of bus systems such as i80 (Intel) or M68 (Motorola), 8-bit or 4-bit parallel data.)

- 2.2 High quality of display and luminance.
- 2.3 Compact and light-weight unit by using new VFD technology and flat packed one-chip controller.
- 2.4 +5V single power supply.
- 2.5 Luminance adjustment available by software (4 levels).
- 2.6 8 user definable fonts available (CG-RAM font).
- 2.7 ASCII and Jananese Katakana characters (CG-ROM font).

3. GENERAL DESCRIPTIONS

- 3.1 This specification becomes effective after being approved by the purchaser.
- 3.2 When any conflict is found in the specification, appropriate action shall be taken upon agreement of both parties.
- 3.3 The expected necessary service parts should be arranged by the customer before the completion of production.

4. PRODUCT SPECIFICATIONS

4.1 Type

Table_1

Table 2

Туре	20T202DA1J
Digit Format	5;¿7 Dot Matrix with Cursor

4.2 Outer Dimensions, Weight (See Fig_7 on Page 6/18 for details)

			1000_2
Pa	rameter	Specification	Unit
Outer Dimensions	Width Height Thickness	116.0;¾1.0 37.0;¾1.0 15.0 Max	mm mm mm
٧	/eight	Typical 100	g



Page - 3 / 18

Parameter		Symbol		Specific	ation		Unit
Display Size		WxH		70.8 x	11.5		mm
Number of Digit		-	20 [S	_		
Character Size (excluding	cursor)	WxH		5.3 x			mm
Character Pitch	,	_	3.	6(H) /			mm
Dot Size		WxH		0.4 x			mm
Display Color		-	Blue-Gr		eak 505	§¬)	-
Environment Conditio	ons						Table_
Parameter		Symbol	Min.		N	lax.	Unit
Operating Temperature		Topr	-20		+	-70	įÉ
Storage Temperature		Tstg	-40		+	-85	įÉ
Humidity (Operating)	•	Hopr	0		8	85	£¥
Humidity (Non-operating)	<u>.</u>	Hstg	0		ç	90	£¥
Vibration (10 ;- 55 $\$\hat{0}$)		-	-			4	£Ç
Shock		-	-		2	40	£Ç
Absolute Maximum R	atings						Table
Doromotor	-						
Parameter		Symbol	Min.		N	lax.	Uni
Supply Voltage		Symbol Vcc	Min. -0.5			1ax. 6.0	
		· ·			6		Vdc
Supply Voltage	g Condition	Vcc Vis	-0.5		6	6.0	Vdc Vdc
Supply Voltage Input Signal Voltage	g Condition	Vcc Vis	-0.5	Ту	e Vco	6.0	VDC VDC <i>Table</i>
Supply Voltage Input Signal Voltage Recommend Operatin	g Condition	Vcc Vis	-0.5 -0.5	Ty 5.0	e Vco p.	5.0 c+0.5	VDC VDC <i>Table</i> Unit
Supply Voltage Input Signal Voltage Recommend Operatin Parameter		Vcc Vis S Symbol	-0.5 -0.5 Min.		e Vco p.	6.0 c+0.5 Max.	VDC VDC <i>Table</i> Unit
Supply Voltage Input Signal Voltage Recommend Operatin Parameter Supply Voltage		Vcc Vis S Symbol Vcc	-0.5 -0.5 Min. 4.5		6 Vcd p D	5.0 c+0.5 Max. 5.5	VDC VDC <i>Table</i> Unit
Supply Voltage Input Signal Voltage Recommend Operatin Parameter Supply Voltage Signal (Logic) Input Voltag	e	Vcc Vis Symbol Vcc Vis Topr	-0.5 -0.5 Min. 4.5 0	5.0	6 Vcd p D	5.0 c+0.5 Max. 5.5 Vcc	VDC VDC Table Unit VDC VDC iÉ
Supply Voltage Input Signal Voltage Recommend Operatin Parameter Supply Voltage Signal (Logic) Input Voltag Operating Temperature	e	Vcc Vis Symbol Vcc Vis Topr	-0.5 -0.5 Min. 4.5 0	5.0	6 Vcr p. 5	5.0 c+0.5 Max. 5.5 Vcc	Unit VDC VDC Unit VDC iÉ Table Unit
Supply Voltage Input Signal Voltage Recommend Operatin Parameter Supply Voltage Signal (Logic) Input Voltag Operating Temperature DC Characteristics (T	e	Vcc Vis Symbol Vcc Vis TOPR 5.0Vdc)	-0.5 -0.5 Min. 4.5 0 -20	5.0 - +2	6 Vcr p 5 p	5.0 c+0.5 Max. 5.5 Vcc +70	VDC VDC <i>Table</i> Uni VDC VDC įÉ <i>Table</i>
Supply Voltage Input Signal Voltage Recommend Operatin Parameter Supply Voltage Signal (Logic) Input Voltag Operating Temperature DC Characteristics (T Parameter Supply Current iØ)	e	Vcc Vis Symbol Vcc Vcc Vis TOPR 5.0Vdc) Symbol	-0.5 -0.5 Min. 4.5 0 -20	5.(- +2	6 Vcr p 5 p	5.0 c+0.5 Max. 5.5 Vcc +70 Max.	VDC VDC Table Unii VDC iÉ Table Unii
Supply Voltage Input Signal Voltage Recommend Operatin Parameter Supply Voltage Signal (Logic) Input Voltag Operating Temperature DC Characteristics (T Parameter	e a=+25įÉ, Vcc=+	Vcc Vis Symbol Vcc Vis TOPR 5.0Vdc) Symbol Icc	-0.5 -0.5 Min. 4.5 0 -20 Min. -	5.0 - +2: Ty 150	e Vca p. 2 5 p. 2 p. 2 0	5.0 c+0.5 Max. 5.5 Vcc +70 Max. 220	VDC VDC Table Uni VDC iÉ Table Uni mA
Supply Voltage Input Signal Voltage Recommend Operatin Parameter Supply Voltage Signal (Logic) Input Voltag Operating Temperature DC Characteristics (T Parameter Supply Current iØ)	e a=+25¡É, Vcc=+ "H" Level	VCC VIS Symbol VCC VIS TOPR 5.0Vdc) Symbol ICC VIH	-0.5 -0.5 Min. 4.5 0 -20 Min. -	5.(- +2 Tyj 15(-	e Vca p. 2 5 p. 2 p. 2 0	5.0 c+0.5 Max. 5.5 Vcc +70 Max. 220 -	VDC VDC Table, Uni VDC įÉ Table, Uni mA VDC
Supply Voltage Input Signal Voltage Recommend Operatin Parameter Supply Voltage Signal (Logic) Input Voltag Operating Temperature DC Characteristics (T Parameter Supply Current iØ) Logic Input Voltage	e "a=+25¡É, Vcc=+ "H" Level "L" Level VIN=VCC	Vcc Vis Symbol Vcc Vcc Vis Topr Symbol Symbol Icc Vih Vic	-0.5 -0.5 Min. 4.5 0 -20 Min. - 0.7 ; ¿Vcc -	5.(- +2 Tyj 15(-	e Vca p. 2 5 5 0 0 0 0	5.0 c+0.5 Max. 5.5 Vcc +70 Max. 220 - 0.3¡¿Vcc	VDC VDC Uni VDC VDC iÉ Table Uni mA VDC VDC







Fig-1 Power-on Reset and /RESET signal Timing







Fig-2 Data write-in Timing Diagram (i80 bus interface)

4.8.3 i80 type CPU bus read-out Timing









Fig-4 Data write-in Timing Diagram (M68 bus interface)






Fig-5 Data read-out Timing Diagram (M68 bus interface)

4.9 Connector Pin Assignment

Fourteen of through holes are prepared for power supply and signal interface. A connector may be able to soldered to the holes. Location and dimensions are showen at Fig-8 on page 7/18.

iØ The third hole (pin #3) can be used for reset input if the soldering pad "JP1" is short-circuited. (Refer to "Fig-6 System Block Diagram" on next page.)

L	No.	Signal	No.	Signal		
	1	GND	8	DB1		
	2	Vcc	9	DB2		
	3	iØ /RST	10	DB3		
	4	RS	11	DB4		
	5	R/W(/WR)	12	DB5		
	6	E(/RD)	13	DB6		
	7	DB0	14	DB7		



DISPLAY DEVICES

Page - 6 / 18





Fig-6 System Block Diagram of this VFD Module



4.11 Outer Dimensions



DISPLAY DEVICES

20T202DA1J (Tentative)

Page - 7 / 18




Fig-8 14-pin Through Hole Dimensions




Fig-9 Pattern Details

5. FUNCTION DESCRIPTIONS

5.1 Registers in VFD Controller

The VFD controller has two 8-bit registers, an instruction register (IR) and a data register (DR). IR stores instruction codes, such as display clear and cursor shift, and address information for DD-RAM and CG-RAM. The IR can only be written from the host MPU. DR temporarily stores data to be written into DD-RAM or CG-RAM and temporarily stores data to be read from DD-RAM or CG-RAM. Data written into the DR from the MPU is automatically written into DD-RAM or CG-RAM by an internal operation. The DR is also used for data storage when reading data from DD-RAM or CG-RAM. When address information is written into the IR, data is read and then stored into the DR from DD-RAM or CG-RAM by internal operation. Data transfer between MPU is then completed when the MPU reads the DR. After the read, data in DD-RAM or CG-RAM at the next address is sent to the DR for the next read from the MPU. By the register selector (RS) signal, these two registers can be selected (See Table-8).



Table-8 Register Selection

1 uble-0	Registe	i Selecti	on	
DC	M68	i8	80	Oneration
RS	R/W	/RD	/WR	Operation
0	0	1	0	IR write as an internal operation (display clear, etc.)
0	1	0	1	Read busy flag (DB7) and address counter (DB0 to DB6)
1	0	1	0	DR write as an internal operation (DR to DDRAM or CGRAM)
1	1	0	1	DR read as an internal operation (DDRAM or CGRAM to DR)

5.1.1 Busy Flag (BF)

When the busy flag is 1, the controller is in the internal operation mode, and the next instruction will not be accepted. When RS = 0 and R/W = 1 (Table-8), the busy flag is output to DB7. The next instruction must be written after ensuring that the busy flag is 0.

5.1.2 Address Counter (ACC)

The address counter (ACC) assigns addresses to both DD-RAM and CG-RAM. When an address of an instruction is written into the IR, the address information is sent from the IR to the ACC. Selection of either DD-RAM or CG-RAM is also determined concurrently by the instruction. After writing into (reading from) DD-RAM or CG-RAM, the ACC is automatically incremented by 1 (decremented by 1). The ACC contents are then output to DB0 to DB6 when RS = 0 and R/W = 1 (See Table-8).

5.1.3 Display Data RAM (DD-RAM)

Display data RAM (DD-RAM) stores display data represented in 8-bit character codes. The area in DD-RAM that is not used for display can be used as general data RAM. See Table_9 for the relationships between DD-RAM addresses and positions on the VFD.

	Left End	2nd Column	3rd Column	1 1 1 1	19th Column	Right End
1st Row	00 Hex	01 Hex	02 Hex	1 1 1 1	12 Hex	13 Hex
2nd Row	40 Hex	41 Hex	42 Hex	1 1 1 1	52 Hex	53 Hex

Table_9 Relation between Digit Position and DD-RAM data

5.1.4 Character Generator ROM (CG-ROM)

The character generator ROM (CG-ROM) generates character patterns of 5X7 dots from 8-bit character codes (Table-10). It can generate 240 kinds of 5X7 dot character patterns. The character fonts are shown on the following page. The character codes 00H to 0FH are allocated to the CG-RAM

5.1.5 Character Generator RAM (CG-RAM)

In the character generator RAM (CG-RAM), the user can rewrite character patterns by program.

For 5X7 dots and cursor, eight character patterns can be written. Write into DD-RAM the character codes at the addresses shown as the left column of Table-10 to show the character patterns stored in CG-RAM.

See Table-11 for the relationship between CG-RAM addresses and data and display patterns and refer to Fig-10 for dot assignment of VFD.

Areas that are not used for display can be used as general data RAM.

1	2	3	4	5					
6	7	8	9	10					
11	12	13	14	15					
16	17	18	19	20					
21	22	23	24	25					
26	27	28	29	30					
31	32	33	34	35					
36									

Fig-10 Dot Assignment



Page - 9 / 18

\searrow	Ur	per	bits	DB7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
		P - I		DB6	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
				DB5	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
LOW	ver	bits	\searrow	DB4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
DB0	DB1	DB2	DB3		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	0	0	0	0	CG-RAM (1)															
0	0	0	1	1	CG-RAM (2)															
0	0	1	0	2	CG-RAM (3)															
0	0	1	1	3	CG-RAM] (4)															
0	1	0	0	4	CG-RAM (5)															
0	1	0	1	5	CG-RAM (6)															
0	1	1	0	6	CG-RAM (7)															
0	1	1	1	7	CG-RAM (8)															
1	0	0	0	8	CG-RAM (1)															
1	0	0	1	9	CG-RAM (2)															
1	0	1	0	Α	CG-RAM (3)															
1	0	1	1	В	CG-RAM] (4)															
1	1	0	0	С	CG-RAM (5)															
1	1	0	1	D	CG-RAM (6)															
1	1	1	0	E	CG-RAM (7)															
1	1	1	1	F	CG-RAM (8)															

SAMSUNG DISPLAY DEVICES

	Dot Character Patterns (CG-RAM data)										ta)													
			acte -RA						С	CG-RAM Address					Character Patterns (CG-RAM data)							-		
D	D	D	D	D	D	D	D		А	А	А	А	А	А		D	D	D	D	D	D	D	D	
7	6	5	4	3	2	1	0		5	4	3	2	1	0		7	6	5	4	3	2	1	0	,
												0	0	0		ii	ii	ii	1	2	3	4	5	\mathbf{h}
												0	0	1		ii	ii	ii	6	7	8	9	10	
												0	1	0		ii	ii	ii		12	13	14	15	Character
0	0	0	0	51	0	0	0		0	0	0	0	1	1		ii	ii			17	18	19	20	Pattern(1)
												1	0	0		ii	iż	j;		22	23	24	25	. [
												1	0	1		ii	ii	ii		27	28	29	30	
												1	1	0		;;	51 	51 		32	33	34	35	Cursor
												1 0	1 0	1 0	_	;; 	;; 	;; 	36 1	ii 2	12 3	iż 4	12 5	position
												0	0	1		12 	12 	;; ;;	6	2	3 8	4 9	5 10	• }
												0	1	0		51 51	51 51	51 51		<i>'</i> 12	0 13	9 14	15	
												0	1	1		10 12	16 12	16 12		17	18	19	20	Character
0	0	0	0	15	0	0	1		0	0	1	0 1		0		10 12	10 12	10 12		22	23	24	25	Pattern(2)
												1	0	1		11 11	31 51	31 12		27	28	29	30	
												1	1	0		11 11	51 12	31 12		32	33	34	35	1/
												1	1	1		11 11	::	51 12		51	51	51	51	Cursor position
												0	0	0		51	12	51	1	2	3	4	5	position
												0	0	1		ii	iż	i;	6	7	8	9	10	
0	0	0	0	51	0	1	0		0	1	0	0	1	0		ii	ii	ii	11	12	13	14	15	
					і г		L 					0	1	1		ii	ii	ii	16	17	18	19		1
_																				 				
0	0	0	0	15	1	1	1		1	1	1	1	0	1		ii	iż	;!	26	27	28	29	30	
												1	1	0		ii	ii	ii		32	33	34	35	
												1	1	1		ii	ii	ii	36	ii	51	51	51	l

Table-11 Relationship between CG-RAM Addresses, Character Codes(DD-RAM) and 5;;7 (with Cursor) Dot Character Patterns (CG-RAM data)

Notes: 1. Character code bits 0 to 2 correspond to CG-RAM address bits 3 to 5 (3 bits : 8 types).
2. CG-RAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line data, corresponding to the cursor display position, at 0 as the cursor display.

If bit 4 of the 8th line data is 1, 1 bit will light up the cursor regardless of the cursor presence.

- 3. Character pattern row positions correspond to CG-RAM data bits 0 to 4 (bit 4 being at the left). 4. As shown Table-11, CG-RAM character patterns are selected when character code bits 4 to 7
- are all 0. However, since character code bit 3 has no effect, the R display example above can be selected by either character code 00H or 08H.
- 5. 1 for CG-RAM data corresponds to display selection and 0 to non-selection.
- ";;" Indicates no effect (Don't care)



5.2 Interfacing to the MPU

This VFD module can interface in either two 4-bit operations or one 8-bit operation, thus allowing interfacing with 4- or 8-bit MPUs.

* For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. When to use 4-bit parallel data transfer, DB0 to DB3 keep "H" or "L". The data transfer between the VFD module and the MPU is completed after the 4-bit data has been transferred twice. As for the order of data transfer the four high order bits (for 8-bit operation, DB4 to DB7) are transferred before the four low order bits (for 8-bit operation, DB0 to DB3).

The busy flag (BF) are performed before transferring the higher 4 bits. BF checks are not required before transferring the lower 4 bits.




Fig-11 4-Bit Transfer Example (M68)

* For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.

5.3 Reset Function

5.3.1 Power-on reset

An internal reset circuit automatically initializes the module when the power is turned on. The following instructions are executed during the initialization.

```
1) Display clear
      Fill the DD-RAM with 20H (Space Code)
2) Set the addres counter to 00H
      Set the address counter (ACC) to point DD-RAM.
3) Display on/off control:
      D = 0
                         ; Display off
      C = 0
                          ; Cursor off
      \mathsf{B} = \mathsf{0}
                          ; Blinking off
4) Entry mode set:
      I/D = 1
                          ; Increment by 1
      S = 0
                          : No shift
5) Function Set
      IF = 1
                          ; 8-bit interface data
                          ; 2-line display
      N = 1
      BR0 = BR1 = 0
                         ; Brightness = 100%
6) CPU interface type
      when JP0 = Open ; M68 type (Factory Setting)
      when JP0 = Short; i80 type
```



5.3.2 External reset

In order to use this function, a user must connect the soldering pad "JP1". When the soldering pad "JP1" is open-circuited, this function is not valid and when it is short-circuited, the third hole (pin #3) is used for external reset input. If low level signal longer than 500ns is input into the hole, reset function being same as power on reset is executed.

5.4 Soldering Land Function

Some soldering lands are prepared on the rear side of PCB, to set operating mode of the display module. A soldering iron is required to short soldering lands.

JP0	JP1	FUNCTION	
Open	5i	M68 type	MDIL type Selection
Short	51	i80 type	MPU type Selection
51	Open	Pin #3 : No connection	External Reset Section
51	Short	Pin #3 : /RESET signal input (Low Active)	External Reset Section
Open	Open	Setting at Factory	

Table-12 Soldering Land OPEN/SHORT Combination Table

ic : Don't care

6. INSTRUCTIONS

6.1 Outline

Only the instruction register (IR) and the data register (DR) of the VFD controller can be controlled by the user's MPU. Before starting the internal operation of the controller, control information is temporarily stored into these registers to allow interfacing with various MPUs, which operate at different speeds, or various peripheral control devices. The internal operation of the controller is determined by signals sent from the MPU. These signals, which include register selection signal (RS), read/write signal (R/W), and the data bus (DB0 to DB7), make up the controller instructions (See Table_13). There are four categories of instructions that:

- $i\ddot{U}$ Designate controller functions, such as display format, data length, etc.
- iÜ Set internal RAM addresses
- $i\ddot{U}$ Perform data transfer with internal RAM
- i Ü Perform miscellaneous functions

Normally, instructions that perform data transfer with internal RAM are used the most. However, auto-incrementation by 1 (or auto-decrementation by 1) of internal RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag / address read instruction can be executed. Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note : Be sure the controller is not in the busy state (BF = 0) before sending an instruction from the MPU to the module. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Table_13 for the list of each instruction execution time.



Table-13 Instruction Set

Table-13 Instructio	n Sel				CO	DE							
Instruction	RS	R/W	DB7	DB6	DB5		DB3	DB2	DB1	DB0	Description		
Display Clear	0	0	0	0	0	0	0	0	0	1	Clears all display and sets DD- RAM address 0 in address counter.		
Cursor Home	0	0	0	0	0	0	0	0	1	iż	Sets DDRAM address 0 in ACC. Also returns the display being shifted to the original position. DD- RAM contents remain unchanged.		
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets the cursor direction and specifies display shift. These operations are performed during writing/reading data.		
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Sets all display ON/OFF(D), cursor ON/OFF(C), cursor blink of character position(B)		
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	51	51	Shifts display or cursor, keeping DD-RAM contents.		
Function Set	0	0	0	0	1	IF	N	51	BR1	BR0	Sets data length(IF), number of display lines(N), Set brightness level (BR1,BR0)		
CGRAM Address Setting	0	0	0	1			AC	G			Sets the CG-RAM address.		
DDRAM Address Setting	0	0	1				ADD				Sets the DD-RAM address.		
Busy Flag & Address Reading	0	1	BF				ACC				Read busy flag(BF) and address counter (ACC).		
Data Writing to CG or DDRAM	1	0				Data	writing				Writes data into CG-RAM or DDRAM.		
Data Reading from CG or DDRAM	1	1			[Data r	eading	9			Reads data from CG-RAM or DDRAM.		
iø note	I/D = S S/C S/C R/L = R/L = IF = IF = N N BR1, BF	/D = 1 : Increment $/D = 0 : Decrement$ $S = 1 : Display shift enabled$ $S = 0 : Cursor shift enabled$ $S/C = 1 : Display shift$ $S/C = 0 : Cursor move$ $R/L = 1 : Shift to the right$ $R/L = 0 : Shift to the left$ $F = 1 : 8bits$ $F = 0 : 4bits$ $N = 1 : 2 Lines display$ $N = 0 : 1 Line display$ $BR1, BR0 = 00 : 100%$ $01 : 75%$ $10 : 50%$ $11 : 25%$ $BF = 1 : Busy (Internally operating)$ $BF = 0 : Not busy (Instruction acceptable)$									[Abbreviation] DD-RAM : Display Data RAM CG-RAM : Character Generater RAM ACG : CG-RAM Address ADD : DD-RAM Address ACC : Address Counter		

SAMSUNG

DISPLAY DEVICES

6.2 Instruction Descriptions

6.2.1 Display Clear


DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	_
0	0	0	0	0	0	0	1	01H

RS = 0, R/W = 0

This instruction

- (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character).
- (2) Clears the contents of the address counter (ACC) to 00H.
- (3) Sets the display for zero character shift (returns original position).
- (4) Sets the address counter (ACC) to point to the DD-RAM.
- (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line).
- (6) Sets the address counter (ACC) to increment on the each access of DD-RAM or CG-RAM.

6.2.2 Cursor Home



This instruction

- (1) Clears the contents of the address counter (ACC) to 00H.
- (2) Sets the address counter (ACC) to point to the DD-RAM.
- (3) Sets the display for zero character shift (returns original position).
- (4) If the cursor is displayed, moves the left most character in the top line (upper line).

6.2.3 Entry Mode Set

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	0	1	I/D	S	04H to 07H
RS =	0, R/W	v = 0						

The I/D bit selects the way in which the contents of the address counter (ACC) are modified after every access to DD-RAM or CG-RAM.

I/D = 1: The address counter (ACC) is incremented.

I/D = 0 : The address counter (ACC) is decremented.

The S bit enables display shift, instead of cursor shift, after each write or read to the DD-RAM.

- S = 1: Display shift enabled.
- S = 0 : Cursor shift enabled.

The direction in which the display is shifted is opposite in sense to that of the cursor. For example, if S=0 and I/D=1, the cursor would shift one character to the right after a MPU writes to DD-RAM. However if S=1 and I/D=1, the display would shift one character to the left and the cursor would maintain its position on the panel.

The cursor will already be shifted in the direction selected by I/D during reads of the DD-RAM, irrespective of the value of S. Similarly reading and writing the CG-RAM always shift the cursor. Also both lines are shifted simultaneously.



Table-14 Cursor move and Display shift by the "Entry Mode Set"

I/D	S	After writing DD-RAM data	After reading DD-RAM data					
0	0	The cursor moves one character to the left.	The cursor moves one character to the left.					
1	0	The cursor moves one character to the right.	The cursor moves one character to the right.					
0	1	The display shifts one character to the right without cursor's move.	The cursor moves one character to the left.					
1	1	The display shifts one character to the left without cursor's move.	The cursor moves one character to the right.					

6.2.4 Display ON/OFF

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	1	D	С	В	08H to 0FH
RS =								

This instruction controls various features of the display.

D = 1 : Display on,	D = 0 : Display off.
C = 1 : Cursor on,	C = 0 : Cursor off.
B = 1 : Blinking on,	B = 0 : Blinking off

(Blinking is achieved by alternating between a normal and all on display of a character. The cursor blinks with a frequency of about 1.0 Hz and DUTY 50%.)

6.2.5 Cursor/Display Shift

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
0	0	0	1	S/C	R/L	51	51	10H to 1FH		
RS = 0, R/W = 0 ;¿: Don't car										

This instruction shifts the display and/or moves the cursor, one character to the left or right, without reading or writing DD-RAM.

The S/C bit selects movement of the cursor or movement of both the cursor and the display.

S/C = 1 : Shift both cursor and display

S/C = 0 : Shift cursor only

The R/L bit selects left ward or right ward movement of the display and/or cursor.

- R/L = 1 : Shift one character right
- R/L = 0 : Shift one character left

S/C	R/L	Cursor shift	Display shift
0	0	Move one character to the left	No shift
0	1	Move one character to the right	No shift
1	0	Shift one character to the left with display	Shift one character to the left
1	1	Shift one character to the right with display	Shift one character to the right

Table-15 Cursor/Display shift

SAMSUNG DISPLAY DEVICES

0	0	1	IF	Ν	51	BR1	BR0	20H to 3FH
RS =	0, R/V	V = 0				•		;¿∶Don't care
			of data	a bus lir	ne.(whe	n to us	e paralle	interface. IM=1), the number of display
	orightnes							
his instru	uction ini	tializes t	he syst	em, and	d must	be the	first inst	ruction executed after power-on.
bo IE bi	t colocto	botwoo	n on 0	hit or /	1 hit hu	e width	interface	
						DB7 to		•
					•	DB7 to		
he N bit	selects				•			
	N =	1 : Sele	ect 2 lir	ne displa	ay (Usir	ng anod	e output	A1 to A80)
				•	•	•	•	A1 to A40. A41 to A80 fixed Low level.
R1, BR0	•		•				ulate puls	se width of Anode output as follows.
	BR1 ~~~		BR0 ~~~	Bi ~~	rightne	ss ~		
	0		0	1	00 %			
	0		1		75 %			
					EU 0/			
	1		0		50 %			
	1 CG-RA		1 dress		25 %	DB1	DB0	
.2.7 Set DB7	1 CG-RA	M Ado DB5	1	DB3		DB1	DB0	40H to 7FH
DB7 0	1 : CG-RA / DB6	DB5	1 dress	DB3	25 % DB2	DB1	DB0	40H to 7FH
DB7 0 RS :	1 CG-RA DB6 1 = 0, R/	DB5 W = 0	1 dress DB4	DB3 A	25 % DB2 CG			40H to 7FH
DB7 0 RS = This instru 1) Load	1 CG-RA DB6 1 = 0, R/ uction a new 6	DB5 W = 0	1 dress DB4	DB3 A	25 % DB2 CG	counter	(ACC).	40H to 7FH
DB7 0 RS = This instru 1) Load	1 CG-RA DB6 1 = 0, R/ uction a new 6	DB5 W = 0	1 dress DB4	DB3 A	25 % DB2 CG	counter	(ACC).	40H to 7FH
DB7 0 RS = This instru 1) Load 2) Sets t	1 CG-RA DB6 1 = 0, R/ uction a new 6 he addre	DB5 W = 0 -bit add ess cour	1 dress DB4 ress intenter (AC	DB3 A o the ac C) to a	25 % DB2 CG ddress	counter	(ACC). M.	I
DB7 0 RS = This instru 1) Load 2) Sets t Once "Se	1 CG-RA DB6 1 = 0, R/ uction a new 6 he addre t CG-RA	DB5 W = 0 -bit add ess cour M Addr	1 DB4 ress inter nter (AC	DB3 A o the ad C) to a s been	25 % DB2 CG ddress address execute	counter CG-RA	(ACC). M.	of the address counter (ACC) will be
DB7 0 RS = 7his instru 1) Load 2) Sets t 2) Sets t 2) Sets t	1 CG-RA DB6 1 = 0, R/ uction a new 6 he addre t CG-RA ally modif	DB5 W = 0 -bit add ess cour M Addr fied afte	1 DB4 ress inter nter (AC ess" has	DB3 A o the ac C) to a s been access	25 % DB2 CG ddress address execute of CG	counter CG-RA ed, the c	(ACC). M. contents as deter	of the address counter (ACC) will be mined by the "Entry Mode Set" instructior
DB7 0 RS = This instru 1) Load 2) Sets t Drice "Se utomatica The active	1 CG-RA DB6 1 = 0, R/ uction a new 6 he addre t CG-RA ally modifies width c	DB5 W = 0 -bit add ess cour M Addr fied afte of the a	1 dress DB4 ress intenter (AC ess" has er every ddress of	DB3 A o the ac CC) to a s been access counter	25 % DB2 CG ddress address address execute of CG (ACC),	counter CG-RA ed, the c i-RAM, when i	(ACC). M. contents as detern it is addr	of the address counter (ACC) will be mined by the "Entry Mode Set" instructior
DB7 0 RS = This instru 1) Load 2) Sets t Drice "Se utomatica The active	1 CG-RA DB6 1 = 0, R/ uction a new 6 he addre t CG-RA ally modifies width c	DB5 W = 0 -bit add ess cour M Addr fied afte of the a	1 dress DB4 ress intenter (AC ess" has er every ddress of	DB3 A o the ac CC) to a s been access counter	25 % DB2 CG ddress address address execute of CG (ACC),	counter CG-RA ed, the c i-RAM, when i	(ACC). M. contents as detern it is addr	of the address counter (ACC) will be mined by the "Entry Mode Set" instructior ressing CG-RAM, is 6 bits, so the counte
DB7 0 RS = This instru 1) Load 2) Sets t Dace "Se outomatics The active vill wrap	1 CG-RA DB6 1 = 0, R/ uction a new 6 he addre t CG-RA ally modified e width co around t	DB5 W = 0 -bit add ess cour M Addr fied afte of the a o 00H	1 DB4 ress intender (AC ess" has er every ddress of from 3F	DB3 A o the ac CC) to a s been access counter	25 % DB2 CG ddress address address execute of CG (ACC),	counter CG-RA ed, the c i-RAM, when i	(ACC). M. contents as detern it is addr	of the address counter (ACC) will be mined by the "Entry Mode Set" instructior ressing CG-RAM, is 6 bits, so the counte
DB7 0 RS = This instru 1) Load 2) Sets t Dace "Se outomatics The active vill wrap	1 CG-RA DB6 1 = 0, R/ uction a new 6 he addre t CG-RA ally modif e width c around t : DD-RA	DB5 W = 0 -bit add ess cour M Addr fied afte of the a o 00H	1 DB4 ress intender (AC ess" has er every ddress of from 3F	DB3 A o the ac CC) to a s been access counter H if mo	25 % DB2 CG ddress address address execute of CG (ACC),	counter CG-RA ed, the c -RAM, when i n 64 by	(ACC). M. contents as detern it is addr rtes of da	of the address counter (ACC) will be mined by the "Entry Mode Set" instructior ressing CG-RAM, is 6 bits, so the counte ata are written to CG-RAM.
DB7 0 RS = 7his instru 1) Load 2) Sets t 2) Se	1 CG-RA DB6 1 = 0, R/ uction a new 6 he addre t CG-RA ally modif e width c around t : DD-RA	DB5 W = 0 -bit add ess cour M Addr fied afte of the a o 00H	1 dress DB4 ress intenter (AC ess" has er every ddress of from 3F dress DB4 D	DB3 A o the ac CC) to a s been access counter H if mo	25 % DB2 CG ddress address execute of CG (ACC), ore that	counter CG-RA ed, the c -RAM, when i n 64 by	(ACC). M. contents as detern it is addr rtes of da	of the address counter (ACC) will be mined by the "Entry Mode Set" instructior ressing CG-RAM, is 6 bits, so the counte ata are written to CG-RAM. to A7H (1-Line)
DB7 0 RS = This instru- 1) Load 2) Sets t Date "Se utomatic: the active vill wrap 5.2.8 Set DB7 1	1 CG-RA DB6 1 = 0, R/ uction a new 6 he addre t CG-RA ally modif e width c around t : DD-RA DB6	DB5 W = 0 -bit add ess cour M Addr fied afte of the a o 00H	1 dress DB4 ress intenter (AC ess" has er every ddress of from 3F dress DB4 D	DB3 A o the ac CC) to a s been access counter H if mo B3 DE	25 % DB2 CG ddress address execute of CG (ACC), ore that	counter CG-RA ed, the c -RAM, when i n 64 by	(ACC). M. contents as detern it is addr rtes of da	of the address counter (ACC) will be mined by the "Entry Mode Set" instructior ressing CG-RAM, is 6 bits, so the counte ata are written to CG-RAM.
0 RS = This instru- 1) Load 2) Sets t Drice "Se butomatica The active vill wrap 5.2.8 Set DB7	1 CG-RA DB6 1 = 0, R/ uction a new 6 he addres t CG-RA ally modified e width c around t DD-RA DB6 = 0, R/ = 0, R/	DB5 W = 0 -bit add ess cour M Addr fied afte of the a o 00H	1 dress DB4 ress intenter (AC ess" has er every ddress of from 3F dress DB4 D	DB3 A o the ac CC) to a s been access counter H if mo B3 DE	25 % DB2 CG ddress address execute of CG (ACC), ore that	counter CG-RA ed, the c -RAM, when i n 64 by	(ACC). M. contents as detern it is addr rtes of da	of the address counter (ACC) will be mined by the "Entry Mode Set" instructior ressing CG-RAM, is 6 bits, so the counte ata are written to CG-RAM. to A7H (1-Line)

Once the "Set DD-RAM Address" instruction has been executed, the contents of the address counter (ACC) will be automatically modified after each access of DD-RAM, as selected by the "Entry Mode Set" instruction.

Table-16 Valid DD-RAM address Ranges

	Number of Character	Address Range				
1st line	40	00H to 27H				
2nd line	40	40H to 67H				



6.2.9 Read Busy Flag and Address

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
BF				ACC			

RS = 0, R/W = 1


Read busy flag and address reads the busy flag (BF) indicating that the system is now internally operating on a previously received instruction. If BF is 1, the internal operation is in progress.

BF = 1 : busy state

BF = 0 : ready for next instruction, command receivable.

The next instruction will not be accepted until BF is reset to 0. Check the BF status before the next write operation. At the same time, the value of the address counter (ACC) in binary AAAAAAA is read out. This address counter (ACC) is used by both CG-RAM and DD-RAM addresses, and its value is determined by the previous instruction. The address contents are the same as for instructions set CG-RAM address and set DD-RAM address.

6.2.10 Write Data to CG or DD-RAM



This instruction writes 8-bit binary data (DB7 to DB0) into CG-RAM or DD-RAM. To write into CG-RAM or DD-RAM is determined by the previous specification of the CG-RAM or DD-RAM address setting. After a write, the address is automatically incremented or decremented by 1 according to the entry mode. The entry mode also determines the display shift.

When data is written to the CG-RAM, the DB7, DB6 and DB5 bits are not displayed as characters.

6.2.11 Read Data from CG or DD-RAM

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
			Data	Read			
RS =	1, R/V	V = 1	-				

This instruction reads 8-bit binary data (DB7 to DB0) from CG-RAM or DD-RAM.

The previous designation determines whether CG-RAM or DD-RAM is to be read.

Before entering this read instruction, either CG-RAM or DD-RAM address set instruction must be executed. If not executed, the first read data will be invalid. When serially executing read instructions, the next address data is normally read from the second read. The address set instructions need not be executed just before this read instruction when shifting the cursor by the cursor shift instruction (when reading out DD-RAM).

The operation of the cursor shift instruction is the same as the set DD-RAM address instruction.

After a read, the entry mode automatically increases or decreases the address by 1.

Note : The address counter (ACC) is automatically incremented or decremented by 1 after the write instructions to CG-RAM or DD-RAM are executed. The RAM data selected by the ACC cannot be read out at this time even if read instructions are executed. Therefore, to correctly read data, execute either the address set instruction or cursor shift instruction (only with DD-RAM), then just before reading the desired data, execute the read instruction from the second time the read instruction is sent.



DISPLAY DEVICES

7.OPERATING RECOMMENDATIONS

- 7.1 Avoid applying excessive shock or vibration beyond the specification for the VFD module.
- 7.2 Since VFDs are made of glass material, careful handling is required. i.e. Direct impact with hard material to the glass surface(especially exhaust tip) may crack the glass.
- 7.3 When mounting the VFD module to your system, leave a slight gap between the VFD glass and your front panel. The module should be mounted without stress to avoid flexing of the PCB.
- 7.4 Avoid plugging or unplugging the interface connection with the power on, otherwise it may cause the severe damage to input circuitry.
- 7.5 Slow starting power supply may cause non-operation because one chip micom won't be reset.
- 7.6 Exceeding any of maximum ratings may cause the permanent damage.
- 7.7 Since the VFD modules contain high voltage source, careful handling is required during powered on.
- 7.8 When the power is turned off, the capacitor does not discharge immediately. The high voltage applied to the VFD must not contact to the ICs. And the short-circuit of mounted components on PCB within 30 seconds after power-off may cause damage to those.
- 7.9 The power supply must be capable of providing at least 3 times the rated current, because the surge current can be more than 3 times the specified current consumption when the power is turned on.
- 7.10 Avoid using the module where excessive noise interference is expected. Noise may affects the interface signal and causes improper operation. And it is important to keep the length of the interface cable less than 50cm.
- 7.11 Since all VFD modules contain C-MOS ICs, anti-static handling procedures are always required.