

### Not recommended for new designs – Please use 25AA160A/B or 25LC160A/B.

# 25AA160/25LC160/25C160

# **16K SPI Bus Serial EEPROM**

### **Device Selection Table**

Part Number			Temp Ranges
25AA160	1.8-5.5V	1 MHz	I
25LC160	2.5-5.5V	2 MHz	I
25C160	4.5-5.5V	3 MHz	I,E

### Features:


- Low-power CMOS technology:
  - Write current: 3 mA maximum
  - Read current: 500 µA typical
  - Standby current: 500 nA typical
- 2048 x 8-bit organization
- 16 byte page
- Write cycle time: 5 ms max.
- Self-timed erase and write cycles
- Block write protection:
  - Protect none, 1/4, 1/2 or all of array
- Built-in write protection:
  - Power on/off data protection circuitry
  - Write enable latch
  - Write-protect pin
- Sequential read
- High reliability:
  - Endurance: 1 M cycles
  - Data retention: > 200 years
  - ESD protection: > 4000V
- 8-pin PDIP and SOIC packages
- Temperature ranges supported:
  - Industrial (I): -40°C to +85°C
  - Automotive (E) (25C160): -40°C to +125°C

### **Description:**


The Microchip Technology Inc. 25AA160/25LC160/ 25C160 (25XX160<sup>\*</sup>) are 16 Kbit Serial Electrically Erasable PROMs. The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select ( $\overline{CS}$ ) input.

Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of chip select, allowing the host to service higher priority interrupts.

### Package Types



### **Block Diagram**



# 1.0 ELECTRICAL CHARACTERISTICS

# Absolute Maximum Ratings<sup>(†)</sup>

Vcc	7.0V
All inputs and outputs w.r.t. Vss	0.6V to Vcc + 1.0V
Storage temperature	65°C to 150°C
Ambient temperature under bias	40°C to 125°C
Soldering temperature of leads (10 seconds)	+300°C
ESD protection on all pins	

**†** NOTICE: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

### 1.1 DC Characteristics

DC CHARACTERISTICS			Industrial (I): $TA = -40^{\circ}C \text{ to } +85^{\circ}C$ $VCC = 1.8V \text{ to } 5.5V$ Automotive (E): $TA = -40^{\circ}C \text{ to } +125^{\circ}C$ $VCC = 4.5V \text{ to } 5.5V$ (25C160 only)				
Param. No.	<sup>n.</sup> Sym. Characteristics		Min.	Max.	Units	Conditions	
D1	VIH1	High-level input	2.0	Vcc+1	V	Vcc ≥ 2.7V (Note)	
D2	VIH2	voltage	0.7 Vcc	Vcc+1	V	Vcc< 2.7V (Note)	
D3	VIL1	Low-level input	-0.3	0.8	V	Vcc ≥ 2.7V (Note)	
D4	VIL2	voltage	-0.3	0.3 Vcc	V	Vcc < 2.7V (Note)	
D5	Vol	Low -level output	—	0.4	V	IOL = 2.1 mA	
D6	Vol	voltage	_	0.2	V	IOL = 1.0 mA, VCC < 2.5V	
D7	Voн	High-level output voltage	Vcc -0.5	—	V	ΙΟΗ = -400 μΑ	
D8	ILI	Input leakage current	-10	10	μΑ	CS = Vcc, VIN = Vss to Vcc	
D9	Ilo	Output leakage current	-10	10	μA	CS = Vcc, Vout = Vss to Vcc	
D10	CINT	Internal Capacitance (all inputs and outputs)	—	7	pF	Ta = 25°C, CLK = 1.0 MHz, Vcc = 5.0V <b>(Note)</b>	
D11	ICC Read	Operating Current	_	1 500	mA μA	Vcc = 5.5V; FcLk = 3.0 MHz; SO = Open Vcc = 2.5V; FcLk = 2.0 MHz; SO = Open	
D12	ICC Write			5 3	mA mA	Vcc = 5.5V Vcc = 2.5V	
D13	Iccs	Standby Current		5 1	μΑ μΑ	$\overline{CS}$ = Vcc = 5.5V, Inputs tied to Vcc or $\overline{Vss}$ $\overline{CS}$ = Vcc = 2.5V, Inputs tied to Vcc or $\overline{Vss}$	

**Note:** This parameter is periodically sampled and not 100% tested.

### **1.2** AC Characteristics

AC CHA	RACTER	RISTICS	Industrial (I) Automotive		0°C to +85 0°C to +12	
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Conditions
1	Fclk	Clock Frequency	_	3	MHz	Vcc = 4.5V to 5.5V
			—	2	MHz	$V_{CC} = 2.5V$ to $4.5V$
0	Taaa	CC Cature Time		1	MHz	Vcc = 1.8V to 2.5V
2	TCSS	CS Setup Time	100 250	_	ns ns	Vcc = 4.5V to 5.5V Vcc = 2.5V to 4.5V
			230 500	_	ns	$V_{CC} = 2.5V \text{ to } 4.5V$ $V_{CC} = 1.8V \text{ to } 2.5V$
3	Тсѕн	CS Hold Time	150		ns	$V_{CC} = 4.5V$ to 5.5V
			250	—	ns	Vcc = 2.5V to 4.5V
			475	—	ns	Vcc = 1.8V to 2.5V
4	TCSD	CS Disable Time	500	—	ns	—
5	Tsu	Data Setup Time	30	_	ns	VCC = 4.5V to 5.5V
			50	—	ns	VCC = 2.5V to $4.5V$
			50	—	ns	Vcc = 1.8V to 2.5V
6	THD	Data Hold Time	50	—	ns	VCC = 4.5V to 5.5V
			100 100		ns ns	Vcc = 2.5V to 4.5V Vcc = 1.8V to 2.5V
7	TR	CLK Rise Time	100			
7				2	μS	(Note 1)
8	TF 	CLK Fall Time	-	2	μS	(Note 1)
9	Тні	Clock High Time	150	—	ns	Vcc = 4.5V to 5.5V Vcc = 2.5V to 4.5V
			230 475	_	ns ns	VCC = 2.5V  to  4.5V VCC = 1.8V  to  2.5V
10	TLO	Clock Low Time	150		ns	$V_{CC} = 4.5V$ to 5.5V
10	110		230	_	ns	$V_{CC} = 2.5V$ to $4.5V$
			475	—	ns	Vcc = 1.8V to 2.5V
11	TCLD	Clock Delay Time	50		ns	—
12	TCLE	Clock Enable Time	50	_	ns	<u> </u>
13	Τv	Output Valid from Clock	_	150	ns	Vcc = 4.5V to 5.5V
		Low	—	230	ns	Vcc = 2.5V to 4.5V
			_	475	ns	Vcc = 1.8V to 2.5V
14	Тно	Output Hold Time	0	—	ns	(Note 1)
15	TDIS	Output Disable Time	—	200	ns	Vcc = 4.5V to 5.5V (Note 1)
			—	250	ns	Vcc = 2.5V to 4.5V (Note 1)
			_	500	ns	Vcc = 1.8V to 2.5V (Note 1)
16	THS	HOLD Setup Time	100	—	ns	$V_{CC} = 4.5V$ to 5.5V
			100 200	_	ns ns	Vcc = 2.5V to 4.5V Vcc = 1.8V to 2.5V
17	Тнн	HOLD Hold Time	100			Vcc = 4.5V to 5.5V
. /			100		ns ns	VCC = 4.5V  to  5.5V VCC = 2.5V  to  4.5V
			200	—	ns	VCC = 1.8V to $2.5V$
18	Тнz	HOLD Low to Output High-	100	_	ns	Vcc = 4.5V to 5.5V (Note 1)
		Z	150	_	ns	Vcc = 2.5V to 4.5V (Note 1)
			200	—	ns	Vcc = 1.8V to 2.5V (Note 1)
19	Тн∨	HOLD High to Output Valid	100	—	ns	Vcc = 4.5V to 5.5V
			150	—	ns	VCC = 2.5V to $4.5V$
~~	-		200		ns	Vcc = 1.8V to 2.5V
20	Twc	Internal Write Cycle Time	—	5	ms	-
21	—	Endurance	1 M	—	E/W	(Note 2)
		1			Cycles	


**Note** 1: This parameter is periodically sampled and not 100% tested.

2: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance<sup>™</sup> Model which can be obtained from Microchip's web site at: www.microchip.com.


# 25AA160/25LC160/25C160

#### FIGURE 1-1: HOLD TIMING CS 16 17 16 17 SCK 18 19 High-impedance SO n+2 n+1 n n n-1 5 don't care SI n+2 n+1 n n-1 n) HOLD

### FIGURE 1-2: SERIAL INPUT TIMING







# 25AA160/25LC160/25C160


### 1.3 AC Test Conditions

AC Waveform:					
VLO = 0.2V	—				
VHI = VCC - 0.2V	(Note 1)				
VHI = 4.0V	(Note 2)				
Timing Measurement Reference	Level				
Input	0.5 Vcc				
Output	0.5 Vcc				

**Note 1:** For VCC  $\leq 4.0V$ 

2: For Vcc > 4.0V

### FIGURE 1-4: AC TEST CIRCUIT



### 2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

Name	PDIP	SOIC	Description		
CS	1	1	Chip Select Input		
SO	2	2	Serial Data Output		
WP	3	3	Write-Protect Pin		
Vss	4	4	Ground		
SI	5	5	Serial Data Input		
SCK	6	6	Serial Clock Input		
HOLD	7	7	Hold Input		
Vcc	8	8	Supply Voltage		

### TABLE 2-1: PIN FUNCTION TABLE

### 2.1 Chip Select (CS)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. However, a programming cycle which is already initiated or in progress will be completed, regardless of the  $\overline{CS}$  input signal. If  $\overline{CS}$  is brought high during a program cycle, the device will go into Standby mode as soon as the programming cycle is complete. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. A low-to-high transition on  $\overline{CS}$  after a valid write sequence initiates an internal write cycle. After power-up, a low level on  $\overline{CS}$  is required prior to any sequence being initiated.

### 2.2 Serial Output (SO)

The SO pin is used to transfer data out of the 25XX160. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock.

### 2.3 Write-Protect (WP)

This pin is used in conjunction with the WPEN bit in the Status register to prohibit writes to the nonvolatile bits in the Status register. When WP is low and WPEN is high, writing to the nonvolatile bits in the Status register is disabled. All other operations function normally. When WP is high, all functions, including writes to the nonvolatile bits in the Status register operate normally. If the WPEN bit is set, WP low during a Status register write sequence will disable writing to the Status register. If an internal write cycle has already begun, WP going low will have no effect on the write.

The  $\overline{\text{WP}}$  pin function is blocked when the WPEN bit in the Status register is low. This allows the user to install the 25XX160 in a system with  $\overline{\text{WP}}$  pin grounded and still be able to write to the Status register. The  $\overline{\text{WP}}$  pin functions will be enabled when the WPEN bit is set high.

### 2.4 Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses and data. Data is latched on the rising edge of the serial clock.

### 2.5 Serial Clock (SCK)

The SCK is used to synchronize the communication between a master and the 25XX160. Instructions, addresses, or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input.

# 2.6 Hold (HOLD)

The HOLD pin is used to suspend transmission to the 25XX160 while in the middle of a serial sequence without having to retransmit the entire sequence again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the HOLD pin may be pulled low to pause further serial communication without resetting the serial sequence. The HOLD pin must be brought low while SCK is low, otherwise the HOLD function will not be invoked until the next SCK high-tolow transition. The 25XX160 must remain selected during this sequence. The SI, SCK, and SO pins are in a high-impedance state during the time the device is paused and transitions on these pins will be ignored. To resume serial communication, HOLD must be brought high while the SCK pin is low, otherwise serial communication will not resume. Lowering the HOLD line at any time will tri-state the SO line.

### 3.0 FUNCTIONAL DESCRIPTION

### 3.1 **Principles of Operation**

The 25XX160 are 2048 byte Serial EEPROMs designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families, including Microchip's PIC16C6X/7X microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly with the software.

The 25XX160 contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The  $\overline{CS}$  pin must be low and the  $\overline{HOLD}$  pin must be high for the entire operation. The WP pin must be held high to allow writing to the memory array.

Table 3-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses, and data are transferred MSB first, LSB last.

Data is sampled on the first rising edge of SCK after  $\overline{CS}$  goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the HOLD input and place the 25XX160 in 'HOLD' mode. After releasing the HOLD pin, operation will resume from the point when the HOLD was asserted.

### 3.2 Read Sequence

The device is selected by pulling  $\overline{\text{CS}}$  low. The 8-bit READ instruction is transmitted to the 25XX160 followed by the 16-bit address, with the five MSBs of the address being "don't care" bits. After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal address pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (07FFh), the address counter rolls over to address 0000h allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the  $\overline{\text{CS}}$  pin (Figure 3-1).

### 3.3 Write Sequence

Prior to any attempt to write data to the 25XX160, the write enable latch must be set by issuing the WREN instruction (Figure 3-4). This is done by setting CS low and then clocking out the proper instruction into the 25XX160. After all eight bits of the instruction are transmitted, the CS must be brought high to set the write enable latch. If the write operation is initiated immediately after the WREN instruction without CS being brought high, the data will not be written to the array because the write enable latch will not have been properly set.


Once the write enable latch is set, the user may proceed by setting the CS low, issuing a WRITE instruction, followed by the 16-bit address, with the five MSBs of the address being "don't care" bits, and then the data to be written. Up to 16 bytes of data can be sent to the 25XX160 before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page. A page address begins with xxxx xxxx 1111. If the internal address counter reaches xxxx xxxx 1111 and the clock continues, the counter will roll back to the first address of the page and overwrite any data in the page that may have been written.


For the data to be actually written to the array, the  $\overline{CS}$  must be brought high after the Least Significant bit (D0) of the  $n^{th}$  data byte has been clocked in. If  $\overline{CS}$  is brought high at any other time, the write operation will not be completed. Refer to Figure 3-2 and Figure 3-3 for more detailed illustrations on the byte write sequence and the page write sequence respectively. While the write is in progress, the Status register may be read to check the status of the WPEN, WIP, WEL, BP1, and BP0 bits (Figure 3-6). A read attempt of a memory array location will not be possible during a write cycle. When the write cycle is completed, the write enable latch is reset.


Instruction Name	Instruction Format	Description	
READ	0000 0011	Read data from memory array beginning at selected address	
WRITE	0000 0010	Write data to memory array beginning at selected address	
WRDI	0000 0100	Reset the write enable latch (disable write operations)	
WREN	0000 0110	Set the write enable latch (enable write operations)	
RDSR	0000 0101	Read Status register	
WRSR	0000 0001	Write Status register	

TABLE 3-1: INSTRUCTION SET

# 25AA160/25LC160/25C160









#### 3.4 Write Enable (WREN) and Write Disable (WRDI)

The 25XX160 contains a write enable latch. See Table 3-3 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The WREN instruction will set the latch, and the WRDI will reset the latch.

The following is a list of conditions under which the write enable latch will be reset:

- Power-up
- WRDI instruction successfully executed
- WRSR instruction successfully executed
- WRITE instruction successfully executed





### 3.5 Read Status Register (RDSR)

The Read Status Register (RDSR) instruction provides access to the Status register. The Status register may be read at any time, even during a write cycle. The Status register is formatted as follows:

7	6	5	4	3	2	1	0
WPEN	Х	Х	Х	BP1	BP0	WEL	WIP


The **Write-In-Process (WIP)** bit indicates whether the 25XX160 is busy with a write operation. When set to a '1', a write is in progress, when set to a '0', no write is in progress. This bit is read-only.

The **Write Enable Latch (WEL)** bit indicates the status of the write enable latch. When set to a '1', the latch allows writes to the array, when set to a '0', the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands regardless of the state of write protection on the Status register. This bit is read-only.

The **Block Protection (BP0 and BP1)** bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction. These bits are nonvolatile.

See Figure 3-6 for the RDSR timing sequence.

### FIGURE 3-6: READ STATUS REGISTER TIMING SEQUENCE



### 3.6 Write Status Register (WRSR)

The Write Status register (WRSR) instruction allows the user to select one of four levels of protection for the array by writing to the appropriate bits in the Status register. The array is divided up into four segments. The user has the ability to write-protect none, one, two or all four of the segments of the array. The partitioning is controlled as shown in Table 3-2.


The Write-Protect Enable (WPEN) bit is a nonvolatile bit that is available as an enable bit for the WP pin. The Write-Protect (WP) pin and the Write-Protect Enable (WPEN) bit in the Status register control the programmable hardware write-protect feature. Hardware write protection is enabled when WP pin is low and the WPEN bit is high. Hardware write protection is disabled when either the WP pin is high or the WPEN bit is low. When the chip is hardware write-protected, only writes to nonvolatile bits in the Status register are disabled. See Table 3-3 for a matrix of functionality on the WPEN bit.

See Figure 3-7 for the WRSR timing sequence.

TABLE 3-2: ARRAY PROTECTION

BP1	BP0	Array Addresses Write-Protected
0	0	none
0	1	upper 1/4 (0600h - 07FFh)
1	0	upper 1/2 (0400h - 07FFh)
1	1	all (0000h - 07FFh)

# 25AA160/25LC160/25C160



### 3.7 Data Protection

The following protection has been implemented to prevent inadvertent writes to the array:

- The write enable latch is reset on power-up
- A WRITE ENABLE instruction must be issued to set the write enable latch
- After a byte write, page write, or Status register write, the write enable latch is reset
- CS must be set high after the proper number of clock cycles to start an internal write cycle
- Access to the array during an internal write cycle is ignored and programming is continued

### 3.8 Power On State

The 25XX160 powers on in the following state:

- The device is in low power Standby mode ( $\overline{CS} = 1$ )
- The write enable latch is reset
- SO is in high-impedance state
- A low level on  $\overline{CS}$  is required to enter active state

### TABLE 3-3: WRITE-PROTECT FUNCTIONALITY MATRIX

WPEN	WP	WEL	Protected Blocks	Unprotected Blocks	Status Register
Х	Х	0	Protected	Protected	Protected
0	Х	1	Protected	Writable	Writable
1	Low	1	Protected	Writable	Protected
Х	High	1	Protected	Writable	Writable

## 4.0 PACKAGING INFORMATION

### 4.1 Package Marking Information



### 8-Lead SOIC (150 mil)


	Π	Π	$\square$	Д
	XX	XX	ХХХ	X
	х>	XX	XXX YYV	VW
	0	1	NN	N
U				T


Exa	imp	ole:	Π		
25C160 I/SNYYWW					
0	$\overline{\mathcal{Q}}$	NN	N		
			Π		


Legend:	XXX Customer specific information* YYear code (last digit of calendar year) YYYear code (last 2 digits of calendar year) WWWeek code (week of January 1 is week '01') NNNAlphanumeric traceability code
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

### 8-Lead Plastic Dual In-line (P) – 300 mil (PDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








	Units	INCHES*		MILLIMETERS			
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width		.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing	§ eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top		5	10	15	5	10	15
Mold Draft Angle Bottom β		5	10	15	5	10	15


\* Controlling Parameter § Significant Characteristic


Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-018


### 8-Lead Plastic Small Outline (SN) – Narrow, 150 mil (SOIC)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









Units		INCHES*			MILLIMETERS		
on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
n		8			8		
р		.050			1.27		
Α	.053	.061	.069	1.35	1.55	1.75	
A2	.052	.056	.061	1.32	1.42	1.55	
A1	.004	.007	.010	0.10	0.18	0.25	
Е	.228	.237	.244	5.79	6.02	6.20	
E1	.146	.154	.157	3.71	3.91	3.99	
D	.189	.193	.197	4.80	4.90	5.00	
h	.010	.015	.020	0.25	0.38	0.51	
L	.019	.025	.030	0.48	0.62	0.76	
ф	0	4	8	0	4	8	
С	.008	.009	.010	0.20	0.23	0.25	
В	.013	.017	.020	0.33	0.42	0.51	
α	0	12	15	0	12	15	
β	0	12	15	0	12	15	
	n Limits n P A A2 A1 E1 D h L φ c B α	Dr Limits         MIN           n            p            A         .053           A2         .052           A1         .004           E         .228           E1         .146           D         .189           h         .010           L         .019           φ         0           c         .008           B         .013           α         0	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	

\* Controlling Parameter § Significant Characteristic

#### Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-012

Drawing No. C04-057

### APPENDIX A: REVISION HISTORY

### **Revision D**

Added note to page 1 header (Not recommended for new designs).

Updated document format.

### **Revision E**

Added a note to each package outline drawing.

NOTES:

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

### READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent					
Fror	n: Name						
	Company						
	Address						
	City / State / ZIP / Country						
	Telephone: ()	FAX: ()					
Арр	lication (optional):						
Wou	Ild you like a reply?YN						
Dev	ice: 25AA160/25LC160/25C160	Literature Number: DS21231E					
Que	stions:						
1.	What are the best features of this document?						
2.	2. How does this document meet your hardware and software development needs?						
3.	. Do you find the organization of this document easy to follow? If not, why?						
4.	. What additions to the document do you think would enhance the structure and subject?						
5.	What deletions from the document could be made without affecting the overall usefulness?						
6.	Is there any incorrect or misleading information (what and where)?						
7.	How would you improve this document?						

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x <u>/xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	<ul> <li>a) 25AA160-I/P: Industrial Temp., PDIP package</li> <li>b) 25AA160-I/SN: Industrial Temp.,</li> </ul>
Device	25AA160: 16 Kbit 1.8V SPI Serial EEPROM 25AA160T: 16 Kbit 1.8V SPI Serial EEPROM (Tape and Reel) 25LC160: 16 Kbit 2.5V SPI Serial EEPROM 25LC160T: 16 Kbit 2.5V SPI Serial EEPROM 25C160T: 16 Kbit 5.0V SPI Serial EEPROM 25C160T: 16 Kbit 5.0V SPI Serial EEPROM (Tape and Reel)	<ul> <li>SOIC package</li> <li>c) 25LC160-I/SN: Industrial Temp., SOIC package</li> <li>d) 25LC160T-I/SN: Tape and Reel, Industrial Temp., SOIC package</li> <li>e) 25C160-E/P: Extended Temp., PDIP package</li> </ul>
Temperature Range		f) 25C160-E/SN: Extended Temp., SOIC package
Package	P = Plastic DIP (300 mil body), 8-lead SN = Plastic SOIC (150 mil body), 8-lead	

### Sales and Support

### Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office

2. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

### New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 1997-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Rinted on recycled paper.

ISBN: 9781620767290

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

10/26/12