

### 27C16 16,384-Bit (2048 x 8) UV Erasable CMOS PROM **Military Qualified**

### **General Description**

The 27C16 is a high speed 16K UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.


The 27C16 is packaged in a 24-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure.

This EPROM is fabricated with the reliable, high volume, time proven, P<sup>2</sup>CMOS™ silicon gate technology.


The 27C16 specified on this data sheet is fully compliant with MIL-STD-883. Revision C.

### **Features**

- Access time down to 450 ns
- Low CMOS power consumption
- Active Power: 26.25 mW max - Standby Power: 0.53 mW max (98% savings)
- Performance compatible to NSC800<sup>TM</sup> CMOS microprocessor
- Single 5V power supply
- Pin compatible to MM2716 and higher density EPROMs
- Static—no clocks required
- TTL compatible inputs/outputs
- TRI-STATE® output
- Windowed DIP Package



### **Block Diagram**



Pin Names A0-A10 Addresses CE Chip Enable ŌĒ Output Enable O<sub>0</sub>-O<sub>7</sub> Outputs PGM Program NC No Connect

27C16 16,384-Bit (2048 x 8) UV Erasable CMOS PROM Military Qualified

January 1989

© 1995 National Semiconductor Corporation TL/D/10329

RRD-B30M105/Printed in U. S. A.

27256 V <sub>PP</sub> A12 A7 A6 A5 A4 A3 A2	27128 V <sub>PP</sub> A12 A7 A6 A5	2764 V <sub>PP</sub> A12 A7 A6	<b>2732</b> A7	Dual-In-Line 27C16	Q	je	2732	2764 V <sub>CC</sub> PGM	27128 V <sub>CC</sub> PGM	27256 V <sub>CC</sub>
A12 A7 A6 A5 A4 A3	A12 A7 A6	A12 A7	A7	27C16	Q	je				
A7 A6 A5 A4 A3	A7 A6	A7	A7							
A6 A5 A4 A3	A6		Α/		24	v <sub>cc</sub>				A14
A5 A4 A3		A6		A6 - 2		AB	V <sub>CC</sub>	NC	A13	A13
A4 A3	A5		A6	A5 3			A8	A8	A8	A8
A3		A5	A5			— A9	A9	A9	A9	A9
	A4	A4	A4	A4		- VPP	A11	A11	A11	A11
A2	A3	A3	A3	A3 5		— ÕE	OE/V <sub>PP</sub>	ŌĒ	ŌĒ	ŌĒ
	A2	A2	A2	A2 6		— A10	A10	A10	A10	A10
U.com <sup>A1</sup>	A1	A1	A1	A1 7		- CE	CE	CE	CE	CE
A0	A0	A0	A0	A0 8	17	07	07	07	0 <sub>7</sub>	07
O <sub>0</sub>	O <sub>0</sub>	O <sub>0</sub>	O <sub>0</sub>	00 9	16	0 <sub>6</sub>	0 <sub>6</sub>	0 <sub>6</sub>	0 <sub>6</sub>	0 <sub>6</sub>
0 <sub>1</sub>	0 <sub>1</sub>	0 <sub>1</sub>	0 <sub>1</sub>	01 10	15	0 <sub>5</sub>	0 <sub>5</sub>	0 <sub>5</sub>	0 <sub>5</sub>	0 <sub>5</sub>
O <sub>2</sub>	O <sub>2</sub>	0 <sub>2</sub>	O <sub>2</sub>	02 11	14	O4	O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>
GND	GND	GND	GND	GND -12	13	<u> </u>	O <sub>3</sub>	O <sub>3</sub>	O <sub>3</sub>	O3
				27C16Q450/883		450				
				27C16Q550/883		550				

### Absolute Maximum Ratings (Note 1)

-55°C to +125°C
-65°C to +125°C
+6.5V to -0.3V
$V_{CC}$ $\pm 0.3V$ to GND $-0.3V$
+26.5V to -0.3V
1.0W
300°C

### Operating Conditions (Note 9)

• •	
Temperature Range	(T <sub>case</sub> )
V <sub>CC</sub> Power Supply (N	lotes 2 and 3
V <sub>PP</sub> Power Supply (N	lote 3)

 $\begin{array}{r} -55^{\circ}\text{C to} + 125^{\circ}\text{C} \\ 3) & 5\text{V} + 10\% \\ \text{V}_{\text{CC}} \end{array}$ 


## READ OPERATION

**DC Electrical Characteristics** 

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Мах	Units
ILI	Input Load Current	$V_{IN} = V_{CC} \text{ or } V_{IL}$			10	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{CC} \text{ or } V_{IL}, \overline{CE} = V_{IH}$			10	μΑ
I <sub>CC1</sub> (Note 3)	V <sub>CC</sub> Current (Active) TTL Inputs	$\label{eq:operator} \begin{array}{l} \overline{OE} = \overline{CE} = V_{IL}, f = 1 \; MHz \\ Inputs = V_{IH} \; or \; V_{IL}, I/O = 0 \; mA \end{array}$		2	30	mA
I <sub>CC2</sub> (Note 3)	V <sub>CC</sub> Current (Active) CMOS Inputs	$\overline{OE} = \overline{CE} = V_{IL}$ , f = 1 MHz Inputs = V <sub>CC</sub> or GND, I/O = 0 mA		1	25	mA
I <sub>CCSB1</sub>	V <sub>CC</sub> Current (Standby) TTL Inputs	$\overline{CE} = V_{IH}$		0.1	1	mA
I <sub>CCSB2</sub>	V <sub>CC</sub> Current (Standby) CMOS Inputs	$\overline{CE} = V_{CC}$		0.01	0.1	mA
V <sub>IL</sub>	Input Low Voltage		-0.1		0.8	V
V <sub>IH</sub>	Input High Voltage		2.2		$V_{CC} + 1$	V
V <sub>OL1</sub>	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$			0.45	V
V <sub>OH1</sub>	Output High Voltage	$I_{OH} = -400 \ \mu A$	2.4			V
V <sub>OL2</sub>	Output Low Voltage	$I_{OL} = 0 \ \mu A$			0.1	V
V <sub>OH2</sub>	Output High Voltage	$I_{OH} = 0 \ \mu A$	4.4			V

### **AC Electrical Characteristics**

	Parameter	$\overline{CE} = \overline{OE} = V_{IL}$	4 Min	50 Max	5 Min	50 Max	Units
	, ,	$\overline{CE} = \overline{OE} = V_{IL}$	Min	Max	Min	Мах	
	, ,	$\overline{CE} = \overline{OE} = V_{IL}$					
	<u>a</u>			450		550	ns
	Output Delay	$\overline{\text{OE}} = V_{\text{IL}}$		450		550	ns
t <sub>OE</sub> OE to	Output Delay	$\overline{\text{CE}} = \text{V}_{\text{IL}}$		120		120	ns
t <sub>DF</sub> OE H	igh to Output Float	$\overline{\text{CE}} = \text{V}_{\text{IL}}$	0	100	0	100	ns
(Note 5) CE or	ut Hold from Addresses, OE, Whichever rred First	$\overline{CE} = \overline{OE} = V_{IL}$	0		0		ns



### **PROGRAMMING CHARACTERISTICS** (Note 1)

## DC Programming Characteristics (Notes 2 & 3) (T\_A = $\pm 25^{\circ}C \pm 5^{\circ}C$ , V<sub>CC</sub> = 5V $\pm 10^{\circ}$ , V<sub>PP</sub> = 25V $\pm 1V$ )

(·A · =-	,,,,,,,	,				
Symbol	Parameter	Conditions	Min	Тур	Max	Units
ILI	Input Current (for Any Input)	$V_{IN} = V_{CC} \text{ or } GND$			10	μΑ
IPP	V <sub>PP</sub> Supply Current during Programming Pulse	$\overline{\text{CE}}/\text{PGM} = \text{V}_{\text{IH}}$			30	mA
ICC	V <sub>CC</sub> Supply Current				10	mA
VIL	Input Low Level		-0.1		0.8	V
VIH	Input High Level		2.0		$V_{CC} + 1$	V

# AC Programming Characteristics (Notes 2 & 3) (T\_A = $\pm 25^{\circ}C \pm 5^{\circ}C$ , V<sub>CC</sub> = 5V $\pm 10^{\circ}$ , V<sub>PP</sub> = 25V $\pm 1V$ )

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>AS</sub>	Address Setup Time		2			μs
t <sub>OES</sub>	OE Setup Time		2			μS
t <sub>DS</sub>	Data Setup Time		2			μs
t <sub>AH</sub>	Address Hold Time		2			μs
t <sub>OEH</sub>	OE Hold Time		2			μs
t <sub>DH</sub>	Data Hold Time		2			μs
t <sub>DF</sub>	Output Enable to Output Float Delay	$\overline{\text{CE}}/\text{PGM} = \text{V}_{\text{IL}}$	0		120	ns
t <sub>OE</sub>	Output Enable to Output Delay	$\overline{\text{CE}}/\text{PGM} = \text{V}_{\text{IL}}$			100	ns
t <sub>PW</sub>	Program Pulse Width		45	50	55	ms
t <sub>PRT</sub>	Program Pulse Rise Time		5			ns
t <sub>PFT</sub>	Program Pulse Fall Time		5			ns


### **AC Test Conditions**

 $V_{\text{CC}}$  $V_{\mathsf{PP}}$ Input Rise and Fall Times Input Pulse Levels

$5V \pm 10\%$
$25V \pm 1V$
$\leq$ 20 ns
0.8V to 2.2V

Timing Measurement Reference Level Inputs Outputs

1V and 2V 0.8V and 2V



www.DataSheet4U.com

**Note:** All times shown in parentheses are minimum and in  $\mu$ s unless otherwise specified.

Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.

Note 2: V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. The 27C16 must not be inserted into or removed from a board with V<sub>PP</sub> at 25V ±1V to prevent damage to the device.

Note 3: The maximum allowable voltage which may be applied to the V<sub>PP</sub> pin during programming is 26V. Care must be taken when switching the V<sub>PP</sub> supply to prevent overshoot exceeding this 26V maximum specification. A 0.1 µF capacitor is required across V<sub>PP</sub>, V<sub>CC</sub> to GND to suppress spurious voltage transients which may damage the device.

### **Functional Description**

#### **DEVICE OPERATION**

The six modes of operation of the 27C16 are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are a 5V V<sub>CC</sub> and a V<sub>PP</sub>. The V<sub>PP</sub> power supply must be at 25V during the three programming modes, and must be at 5V in the other three modes.

#### Read Mode

The 27C16 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{\text{CE}}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been low and addresses have been stable for at least  $t_{ACC}-t_{OE}$ . The 27C16 requires one address transition after initial power-up to reset the outputs.

#### Standby Mode

The 27C16 has a standby mode which reduces the active power dissipation by 98%, from 26.25 mW to 0.53 mW. The 27C16 is placed in the standby mode by applying a TTL high signal to the  $\overrightarrow{\text{CE}}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overrightarrow{\text{OE}}$  input.

#### **Output OR-Tying**

Because 27C16s are usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

a) the lowest possible memory power dissipation, and

b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{CE}$  (pin 18) be decoded and used as the primary device selecting function, while  $\overline{OE}$  (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

#### Programming

CAUTION: Exceeding 26.5V on pin 21 (V\_PP) will damage the 27C16.

Initially, and after each erasure, all bits of the 27C16 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 27C16 is in the programming mode when the V<sub>PP</sub> power supply is at 25V and  $\overrightarrow{OE}$  is at V<sub>IH</sub>. It is required that a 0.1  $\mu$ F capacitor be placed across V<sub>PP</sub>, V<sub>CC</sub> to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 ms, active high, TTL program pulse is applied to the  $\overline{CE}/PGM$  input. A program pulse must be applied at each address location to be programmed. You can program any location at any time—either individually, sequentially, or at random. The program pulse has a maximum width of 55 ms. The 27C16 must not be programmed with a DC signal applied to the  $\overline{CE}/PGM$  input.

#### Functional Description (Continued)

Programming multiple 27C16s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 27C16s may be connected together when they are programmed with the same data. A high level TTL pulse applied to the  $\overline{CE}$ /PGM input programs the paralleled 27C16s.

#### **Program Inhibit**

Programming multiple 27C16s in parallel with different data is also easily accomplished. Except for CE/PGM, all like inputs (including OE) of the parallel 27C16s may be common. A TTL level program pulse applied to an 27C16's CE/ PGM input with V<sub>PP</sub> at 25V will program that 27C16. A low level CE/PGM input inhibits the other 27C16 from being programmed.

**Program Verify** 

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with  $V_{PP}$  at 25V.  $V_{PP}$  must be at V<sub>CC</sub>, except during programming and program verify.

#### ERASURE CHARACTERISTICS

The erasure characteristics of the 27C16 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range. Opaque labels should be placed over the 27C16 window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the 27C16 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be a minimum of 15W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 21 minutes using an ultraviolet lamp with a

12,000  $\mu$ W/cm<sup>2</sup> power rating. The 27C16 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

Note: The 27C16-550 may take up to 60 minutes for complete erasure to occur


An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

#### SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer-the standby current level, the active current level, and the transient current peaks that are produced on the falling and rising edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that a 0.1 µF ceramic capacitor be used on every device between  $V_{\mbox{CC}}$  and GND. This should be a high frequency capacitor of low inherent inductance. In addition, a 4.7 µF bulk electrolytic capacitor should be used between  $V_{\mbox{\scriptsize CC}}$  and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

Pins Mode	CE/PGM (18)	OE (20)	V <sub>P</sub> (21)	V <sub>CC</sub> (24)	Outputs (9–11, 13–17
Read	V <sub>IL</sub>	VIL	V <sub>CC</sub>	5	D <sub>OUT</sub>
Standby	V <sub>IH</sub>	Don't Care	V <sub>CC</sub>	5	Hi-Z
Program	Pulsed $V_{IL}$ to $V_{IH}$	V <sub>IH</sub>	25	5	D <sub>IN</sub>
Program Verify	V <sub>IL</sub>	VIL	25	5	D <sub>OUT</sub>
Program Inhibit	V <sub>IL</sub>	V <sub>IH</sub>	25	5	Hi-Z
Output Disable	Х	VIH	V <sub>CC</sub>	5	Hi-Z

7



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications