



# 28C011T 1 Megabit (128K x 8-Bit) EEPROM





### **FEATURES:**

- 128k x 8-bit EEPROM
- Rad-Pak® radiation-hardened against natural space radiation
- Total dose hardness:
  - > 100 krad (Si), depending upon space mission
- Excellent Single Event Effects:
  - No Latchup > 120 MeV/mg/cm<sup>2</sup>
  - SEU > 90 MeV/mg/cm<sup>2</sup> read mode
- · Package:
  - 32-pin Rad-Pak® flat package
  - 32-pin Rad-Tolerant flat package
  - JEDEC-approved byte-wide pinout
- High speed:
  - 120, 150, and 200 ns maximum access times available
- High endurance:
  - 10,000 erase/write (in Page Mode),
  - 10 year data retention
- Page write mode:
  - 1 to 128 bytes
- Low power dissipation
  - 20 mW/MHz active (typical)
  - 110 μW standby (maximum)

### **DESCRIPTION:**

Maxwell Technologies' 28C011T high-density 1 Megabit (128K x 8-Bit) EEPROM microcircuit features a greater than 100 krad (Si) total dose tolerance, depending upon space mission. The 28C011T is capable of in-system electrical byte and page programmability. It has a 128-byte page programming function to make its erase and write operations faster. It also features data polling and a Ready/Busy signal to indicate the completion of erase and programming operations. In the 28C010T, hardware data protection is provided with the  $\overline{\text{RES}}$  pin, in addition to noise protection on the  $\overline{\text{WE}}$  signal and write inhibit on power on and off. Software data protection is implemented using the JEDEC optional standard algorithm.

Maxwell Technologies' patented Rad-Pak® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, Rad-Pak® provides greater than 100 krad (Si) radiation dose tolerance. This product is available with screening up to Class S.

Table 1. 28C011T Pinout Description

Pin	Symbol	DESCRIPTION
12-5, 27, 26, 23, 25, 4, 28, 3, 31, 2	A0-A16	Address
24	ŌĒ	Output Enable
22	CE	Chip Enable
29	WE	Write Enable
32	V <sub>CC</sub>	Power Supply
16	$V_{SS}$	Ground
1	RDY/BUSY	Ready/Busy
30	RES	Reset

vw.DataSHEEt4U.COIII

TABLE 2. 28C011T ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage (Relative to V <sub>SS</sub> )	V <sub>CC</sub>	-0.6	+7.0	V
Input Voltage (Relative to V <sub>SS</sub> )	V <sub>IN</sub>	-0.5 <sup>1</sup>	+7.0	V
Operating Temperature Range	T <sub>OPR</sub>	-55	+125	°C
Storage Temperature Range	T <sub>STG</sub>	-65	+150	°C

1.  $V_{IN}$  min = -3.0V for pulse width  $\leq$  50ns.

TABLE 3. DELTA LIMITS

Parameter	Variation
I <sub>cc</sub> 1	±10%
I <sub>CC</sub> 2	±10%
I <sub>CC</sub> 3A	±10%
I <sub>CC</sub> 3B	±10%

Table 4. 28C011T Recommended Operating Conditions

PARAMETER	Symbol	Min	Max	Units
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input Voltage	V <sub>IL</sub>	-0.31	0.8	V
	V <sub>IH</sub>	2.2	V <sub>CC</sub> +0.3	
RES_PIN	V <sub>H</sub>	V <sub>CC</sub> -0.5	V <sub>CC</sub> +1	
Operating Temperature Range	T <sub>OPR</sub>	-55	+125	°C

1.  $V_{IL}$  min = -1.0V for pulse width  $\leq$  50 ns

### TABLE 5. 28C011T CAPACITANCE

 $(T_A = 25 \, ^{\circ}C, f = 1 \, MHZ)$ 

Parameter	Symbol	Min	Max	Units
Input Capacitance: V <sub>IN</sub> = 0V <sup>1</sup>	C <sub>IN</sub>		6	pF
Output Capacitance: V <sub>OUT</sub> = 0V <sup>1</sup>	C <sub>OUT</sub>		12	pF

1. Guaranteed by design.

## TABLE 6. 28C011T DC ELECTRICAL CHARACTERISTICS

( $V_{CC}$  = 5V  $\pm$  10%,  $T_A$  = -55 to +125  $^{\circ}C$ , unless otherwise specified)

Parameter	Test Condition	Subgroups	Symbol	Min	Max	Units
Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = 5.5V$	1, 2, 3	I <sub>IL</sub>		2 1	μA
Output Leakage Current	$V_{CC} = 5.5V, V_{OUT} = 5.5V/0.4V$	1, 2, 3	I <sub>LO</sub>		2	μΑ
Standby V <sub>CC</sub> Current	CE = V <sub>CC</sub>	1, 2, 3	I <sub>CC1</sub>		20	μA
	CE = V <sub>IH</sub>		I <sub>CC2</sub>		1	mA
Operating V <sub>CC</sub> Current	I <sub>OUT</sub> = 0mA, Duty = 100%, Cycle = 1µs at V <sub>CC</sub> = 5.5V	1, 2, 3	I <sub>CC3A</sub>		15	mA
	$I_{OUT}$ = 0mA, Duty = 100%, Cycle = 150ns at $V_{CC}$ = 5.5V	1, 2, 3	I <sub>CC3B</sub>		50	
Input Voltage		1, 2, 3	V <sub>IL</sub>		8.0	V
			V <sub>IH</sub>	2.2		
RES_PIN			V <sub>H</sub>	V <sub>CC</sub> -0.5		
Output Voltage	I <sub>OL</sub> = 2.1 mA	1, 2, 3	V <sub>OL</sub>		0.4	V
	I <sub>OH</sub> = -0.4 mA		V <sub>OH</sub>	2.4	-	

1.  $I_{II}$  on RES = 100 uA max.

Table 7. 28C011T AC Electrical Characteristics for Read Operation <sup>1</sup>

 $(V_{CC} = 5V \pm 10\%, T_A = -55 \text{ to } +125 \text{ °C})$ 

Parameter	Symbol	Subgroups	Min	Max	Units
Address Access Time	t <sub>ACC</sub>	9, 10, 11			ns
$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$					
-120				120	
-150				150	
-200				200	
Chip Enable Access Time	t <sub>CE</sub>	9, 10, 11			ns
$\overline{OE} = V_{II}, \overline{WE} = V_{IH}$	OL.				
-120				120	
-150				150	
-200				200	

TABLE 7. 28C011T AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION <sup>1</sup>

 $(V_{CC} = 5V \pm 10\%, T_A = -55 \text{ to } +125 \text{ °C})$ 

PARAMETE	R	Symbol	Subgroups	Min	Max	Units
	nable Access Time , WE = V <sub>IH</sub>	t <sub>OE</sub>	9, 10, 11			ns
-120	In			0	75	
-150				0	75	
-200				0	100	
	old to Address Change	t <sub>OH</sub>	9, 10, 11			ns
	$=V_{IL}, \overline{WE}=V_{IH}$			0		
-120 <sub>J.corn</sub> 150				0 0		
-200				0		
	isable to High 7?		0 10 11	U		no
	vi <u>sabl</u> e to High-Z <sup>2</sup> , WE = V <sub>IH</sub>	+	9, 10, 11			ns
-120	, WE = V <sub>IH</sub>	t <sub>DF</sub>		0	50	
-150				0	50	
-200				0	60	
$\overline{CE} = \overline{OE}$	$= V_{IL}, \overline{WE} = V_{IH}$					
-120	IL 111	$t_{DFR}$		0	300	
-150		2111		0	350	
-200				0	450	
RES to 0	Output <u>Delay</u> <sup>3</sup>	t <sub>RR</sub>	9, 10, 11			ns
	$=V_{IL}, \overline{WE}=V_{IH}$					
-120					400	
-150					450	
-200					650	

1. Test conditions: Input pulse levels - 0.4V to 2.4V; input rise and fall times < 20ns; output load - 1 TTL gate + 100pF (including scope and jig); reference levels for measuring timing - 0.8V/1.8V.

3. Guaranteed by design.

Table 8. 28C011T AC Electrical Characteristics for Page/Byte Erase and Byte Write Operations

( $V_{CC}$  = 5V  $\pm$  10%,  $T_A$  = -55 to +125 °C)

PARAMETER	Symbol	SUBGROUPS	Min <sup>1</sup>	Max	Units
Address Setup Time	t <sub>AS</sub>	9, 10, 11			ns
-120	7.0		0		
-150			0		
-200			0		
Chip Enable to Write Setup Time (WE controlled)	t <sub>CS</sub>	9, 10, 11			
-120			0		ns
-150			0		
-200			0		

<sup>2.</sup>  $t_{DF}$  and  $t_{DFR}$  are defined as the time at which the output becomes an open circuit and data is no longer driven.

Table 8. 28C011T AC Electrical Characteristics for Page/Byte Erase and Byte Write Operations

 $(V_{CC} = 5V \pm 10\%, T_A = -55 \text{ to } +125 \text{ °C})$ 

PARAMETER	Symbol	SUBGROUPS	M <sub>IN</sub> 1	Max	Units
	STINIBOL		IVIIIV	IVIAA	ONITS
Write Pulse Width CE controlled	+	9, 10, 11			nc
-120	t <sub>CW</sub>		200		ns
-150			250		
-200			350		
WE controlled	t <sub>WP</sub>				
-120	VVF		200		
сон150			250		
-200			350		
Address Hold Time	t <sub>AH</sub>	9, 10, 11			ns
-120	7.11		150		
-150			150		
-200			200		
Data Setup Time	t <sub>DS</sub>	9, 10, 11			ns
-120	D3		75		
-150			100		
-200			150		
Data Hold Time	t <sub>DH</sub>	9, 10, 11			ns
-120	ЪН	1, 13, 11	10		
-150			10		
-200			10		
Chip Enable Hold Time (WE controlled)	t <sub>CH</sub>	9, 10, 11			
-120	CII		0		ns
-150			0		
-2000			0		
Write Enable to Write Setup Time (CE controlled)	t <sub>ws</sub>	9, 10, 11			ns
-120	WS		0		
-150			0		
-200			0		
Write Enable Hold Time (CE controlled)	t <sub>wH</sub>	9, 10, 11			ns
-120			0		
-150			0		
-200			0		
Output Enable to Write Setup Time	t <sub>OES</sub>	9, 10, 11			ns
-120	323		0		
-150			0		
-200			0		
Output Enable Hold Time	t <sub>OEH</sub>	9, 10, 11			ns
-120	3211		0		
-150			0		
-200			0		

11.10.03 REV 10

All data sheets are subject to change without notice

TABLE 8. 28C011T AC ELECTRICAL CHARACTERISTICS FOR PAGE/BYTE ERASE AND BYTE WRITE OPERATIONS

 $(V_{CC} = 5V \pm 10\%, T_A = -55 \text{ to } +125 \text{ °C})$ 

Parameter	Symbol	Subgroups	Min <sup>1</sup>	Max	Units
Write Cycle Time <sup>2</sup> -120 -150 -200	t <sub>WC</sub>	9, 10, 11	  	10 10 10	ms
Data Latch Time -120 -150 -200	t <sub>DL</sub>	9, 10, 11	250 300 400	  	ns
Byte Load Window -120 -150 -200	t <sub>BL</sub>	9, 10, 11	100 100 200	  	μs
Byte Load Cycle -120 -150 -200	t <sub>BLC</sub>	9, 10, 11	0.55 0.55 0.95	30 30 30	μs
Time to Device Busy -120 -150 -200	t <sub>DB</sub>	9, 10, 11	100 120 170	  	ns
Write Start Time <sup>3</sup> -120 -150 -200	t <sub>DW</sub>	9, 10, 11	150 150 250	  	ns
RES to Write Setup Time -120 -150 -200	t <sub>RP</sub>	9, 10, 11	100 100 200	  	μs
V <sub>CC</sub> to RES Setup Time <sup>4</sup> -120 -150 -200	t <sub>RES</sub>	9, 10, 11	1 1 3	  	μs

<sup>1.</sup> Use this device in a longer cycle than this value.

<sup>2.</sup> t<sub>WC</sub> must be longer than this value unless polling techniques or RDY/BUSY are used. This device automatically completes the internal write operation within this value.

<sup>3.</sup> Next read or write operation can be initiated after  $t_{\text{DW}}$  if polling techniques or RDY/BUSY are used.

<sup>4.</sup> Gauranteed by design.

Table 9. 28C011T Mode Selection <sup>1</sup>

Parameter	CE	ŌE	WE	I/O	RES	RDY/BUSY
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	$V_{H}$	High-Z
Standby	V <sub>IH</sub>	Х	Х	High-Z	Х	High-Z
Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>	V <sub>H</sub>	High-Z> V <sub>OL</sub>
Deselect	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High-Z	$V_{H}$	High-Z
Write Inhibit	Х	Х	V <sub>IH</sub>		Х	
	Х	V <sub>IL</sub>	Х		Х	
Data Polling	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out (I/O7)	V <sub>H</sub>	V <sub>OL</sub>
Program	Х	Х	Х	High-Z	V <sub>IL</sub>	High-Z

ww.DataSneet4U

1. X = Don't care.

FIGURE 1. READ TIMING WAVEFORM




FIGURE 2. BYTE WRITE TIMING WAVEFORM(1) (WE CONTROLLED)




FIGURE 3. BYTE WRITE TIMING WAVEFORM (2) (CE CONTROLLED)




FIGURE 4. PAGE WRITE TIMING WAVEFORM(1) (WE CONTROLLED)




FIGURE 5. PAGE WRITE TIMING WAVEFORM(2) (CE CONTROLLED)




FIGURE 6. DATA POLLING TIMING WAVEFORM




FIGURE 7. SOFTWARE DATA PROTECTION TIMING WAVEFORM(1) (IN PROTECTION MODE)





FIGURE 8. SOFTWARE DATA PROTECTION TIMING WAVEFORM(2) (IN NON-PROTECTION MODE)



## **EEPROM Application Notes**

This application note describes the programming procedures for the EEPROM modules and with details of various techniques to preserve data protection.

#### Automatic Page Write

Page-mode write feature allows 1 to 128 bytes of data to be written into the EEPROM in a single write cycle, and allows the undefined data within 128 bytes to be written corresponding to the undefined address (A0 to A6). Loading the first byte of data, the data load window opens  $30\mu s$  for the second byte. In the same manner each additional byte of data can be loaded within  $30\mu s$ . In case CE and WE are kept high for 100  $\mu s$  after data input, EEPROM enters erase and write mode automatically and only the input data are written into the EEPROM.

### WE, CE Pin Operation

<u>During a write cycle</u>, addresses are latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$ , and data is latched by the rising edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$ .

#### Data Polling


Data Polling function allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O 7 to indicate that the EEPROM is performing a write operation.

### RDY/Busy Signal

RDY/Busy signal also allows a comparison operation to determine the status of the EEPROM. The RDY/Busy signal has high <u>impedance</u> except in write cycle and is lowered to  $V_{OL}$  after the first write signal. At the-end of a write cycle, the RDY/Busy signal changes state to high impedance.

### **RES** Signal

When RES is LOW, the EEPROM cannot be read and programmed. Therefore, data can be protected by keeping RES low when  $V_{CC}$  is switched. RES should be high during read and programming because it doesn't provide a latch function.




#### **Data Protection**

To protect the data during operation and power on/off, the EEPROM has the internal functions described below.

1. Data Protection against Noise of Control Pins ( $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{WE}$ ) during Operation.

## 28C011T


During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. To prevent this phenomenon, the EEPROM has a noise cancellation function that cuts noise if its width is 20ns or less in programming mode. Be careful not to allow noise of a width of more than 20ns on the control pins.




vw.DataSheet4U.com

### 2. Data Protection at $V_{\rm CC}$ on/off

When  $V_{CC}$  is turned on or off, noise on the control pins generated by external circuits, such as CPUs, may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in unprogrammable state during  $V_{CC}$  on/off by using a CPU reset signal to  $\overline{RES}$  pin.



 $\overline{\text{RES}}$  should be kept at  $V_{SS}$  level when  $V_{CC}$  is turned on or off. The EEPROM breaks off programming operation when  $\overline{\text{RES}}$  become low, programming operation doesn't finish correctly in case that  $\overline{\text{RES}}$  falls low during programming operation.  $\overline{\text{RES}}$  should be kept high for 10 ms after the last data input.



#### 3. Software Data Protection


# 28C011T

The software data protection function is to prevent unintentional programming caused by noise generated by external circuits. In software data protection mode, 3 bytes of data must be input before write data as follows. These bytes can switch the nonprotection mode to the protection mode.

Address	Data	
5555 ↓	AA ↓	
AAAA or 2AAA	55 ↓	
5555	A0	
Write address	Write data }	Normal data input

Software data protection mode can be canceled by inputting the following 6 bytes. Then, the EEPROM turns to the non-protection mode and can write data normally. However, when the data is input in the canceling cycle, the data cannot be written.


Address	Data
5555	AA
AAAA or 2AAA	55
5555	80
55 <del>5</del> 5	AA ↓
AAAA or 2AAA	55
5555	20



32-Pin Rad-Pak $^{\circledR}$  Flat Package

Sүмвоl	Dimension		
	Min	Nом	Max
Α	0.117	0.130	0.143
b	0.015	0.017	0.022
С	0.004	0.005	0.009
D		0.820	0.830
E	0.404	0.410	0.416
E1			0.440
е	0.050BSC		
L	0.350	0.370	0.390
Q	0.021	0.033	0.036
S1	0.005	0.027	
N	32		

Note: All dimensions in inches



28C011T 32-Pin Rad-Tolerant Flat Package

Symbol	DIMENSION		
	Min	Nом	Max
A	0.078	0.087	0.096
b	0.015	0.017	0.022
С	0.004	0.005	0.009
D		0.820	0.830
E	0.404	0.410	0.416
E1			0.426
е	0.050BSC		
L	0.390	0.400	0.410
S1	0.005	0.027	
N	32		

Note: All dimensions in inches.

## 28C011T

Important Notice:

These data sheets are created using the chip manufacturers published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.

## 28C011T

## **Product Ordering Options**

