


**2N1724 (SILICON)**

**2N1725**



NPN silicon power transistors designed for switching and amplifier applications.

**CASE 9**  
(TO-61)

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Base Voltage	$V_{CB}$	120	Vdc
Collector-Emitter Voltage	$V_{CE}$	80	Vdc
Emitter-Base Voltage	$V_{EB}$	10	Vdc
Collector Current (Continuous)	$I_C$	5.0	Adc
Power Dissipation	$P_D$	117	Watts
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.5	$^{\circ}\text{C}/\text{W}$
Junction Operating Temperature Range	$T_J$	-65 to +200	$^{\circ}\text{C}$


## 2N1724, 2N1725 (continued)

### ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Typ	Max	Unit
Emitter-Base Cutoff Current ( $V_{EB} = 9 \text{ Vdc}$ ) ( $V_{EB} = 10 \text{ Vdc}$ )	$I_{EBO}$	-	-	0.5 10.0	mAdc
Collector-Emitter Cutoff Current ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE} = 0$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE} = 0$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 120 \text{ Vdc}$ , $V_{BE} = 0$ , $T_C = 150^\circ\text{C}$ )	$I_{CES}$	-	-	1.0 2.0 10.0	mAdc
Collector-Base Cutoff Current ( $V_{CB} = 3 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	-	-	0.1	mAdc
Collector-Emitter Sustaining Voltage ( $I_C = 200 \text{ mAdc}$ , $I_B = 0$ )	$V_{CEO(sus)}$	80	-	-	Vdc
DC Current Gain ( $V_{CE} = 15 \text{ Vdc}$ , $I_C = 2 \text{ Adc}$ ) ( $V_{CE} = 15 \text{ Vdc}$ , $I_C = 2 \text{ Adc}$ , $T_A = -55^\circ\text{C}$ ) ( $V_{CE} = 15 \text{ Vdc}$ , $I_C = 0.1 \text{ Adc}$ )	$h_{FE}$	20 50 12 25 20 50	40 90 -	90 150 -	
Collector-Emitter Saturation Voltage ( $I_C = 2 \text{ Adc}$ , $I_B = 200 \text{ mAdc}$ )	$V_{CE(sat)}$		0.5	1.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 2 \text{ Adc}$ , $I_B = 200 \text{ mAdc}$ )	$V_{BE(sat)}$		1.2	2.0	Vdc
High Frequency Current Gain ( $V_{CE} = 15 \text{ Vdc}$ , $I_C = 0.5 \text{ Adc}$ , $f = 10 \text{ MHz}$ )	$h_{fe}$	1.0	1.6	-	
Common Base Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$		260	550	pF
Switching Times ( $I_C = 2 \text{ Adc}$ , $I_{B1} = -I_{B2} = 0.2 \text{ Adc}$ ) Delay time plus Rise time Storage time Fall time	$t_d + t_r$ $t_s$ $t_f$	-	0.15 1.3 0.14	-	$\mu\text{s}$

**2N1724, 2N1725 (continued)**

**FIGURE 1 — POWER-TEMPERATURE DERATING CURVE**




**SAFE OPERATING AREAS**



**FIGURE 2 — 2N1724, 2N1725**

In using these curves the average power derating curve (Fig. 1) must be observed to ensure operation below the maximum junction temperature.

**FIGURE 3 — DC CURRENT GAIN versus COLLECTOR CURRENT**



**2N1742**

For Specifications, See 2N499 Data.