

2N4854, 2N4854U




NPN/PNP Dual Silicon Transistors

Rev. V1

Features

- Available in JAN, JANTX and JANTXV per MIL-PRF-19500/421
- Unitized, Dual Transistors
- Electrically Isolated, Complimentary NPN and PNP
- TO-78 and U package types



Electrical Characteristics ($T_A = +25^\circ\text{C}$ unless otherwise specified)

Parameter	Test Conditions	Symbol	Units	Min.	Max.
Collector - Emitter Breakdown Voltage	$I_C = 10 \text{ mA dc}$	$V_{(BR)CEO}$	V dc	40	—
Collector - Base Cutoff Current	$V_{CB} = 60 \text{ V dc}$ $V_{CB} = 50 \text{ V dc}$	I_{CBO1} I_{CBO2}	$\mu\text{A dc}$ nA dc	—	10 10
Emitter - Base Cutoff Current	$V_{EB} = 5.0 \text{ V dc}$ $V_{EB} = 3.0 \text{ V dc}$	I_{EBO1} I_{EBO2}	$\mu\text{A dc}$ nA dc	—	10 10
Forward Current Transfer Ratio	$V_{CE} = 1.0 \text{ V dc}; I_C = 150 \text{ mA dc}$ $V_{CE} = 10 \text{ V dc}; I_C = 100 \mu\text{A dc}$ $V_{CE} = 10 \text{ V dc}; I_C = 1.0 \text{ mA dc}$ $V_{CE} = 10 \text{ V dc}; I_C = 10 \text{ mA dc}$ $V_{CE} = 10 \text{ V dc}; I_C = 150 \text{ mA dc}$ $V_{CE} = 10 \text{ V dc}; I_C = 300 \text{ mA dc}$	h_{FE1} h_{FE2} h_{FE3} h_{FE4} h_{FE5} h_{FE6}	h_{FE}	50 35 50 75 100 35	300
Collector - Emitter Saturation Voltage	$I_B = 15 \text{ mA dc}; I_C = 150 \text{ mA dc}$	$V_{CE(SAT)}$	Vdc	—	0.40
Base - Emitter Saturation Voltage	$I_B = 15 \text{ mA dc}; I_C = 150 \text{ mA dc}$	$V_{BE(SAT)}$	Vdc	0.8	1.25

2N4854, 2N4854U



NPN/PNP Dual Silicon Transistors

Rev. V1

Electrical Characteristics ($T_A = +25^\circ\text{C}$ unless otherwise specified)

Parameter	Test Conditions	Symbol	Units	Min.	Max.
Small-Signal Short-Circuit Forward Current Transfer Ratio	$V_{CE} = 10\text{ V dc}; I_C = 1\text{ mA dc}; f = 1\text{ kHz}$	h_{fe}	—	60	300
Small-Signal Common Emitter Input Impedance	$V_{CE} = 10\text{ V dc}; I_C = 1\text{ mA dc}; f = 1\text{ kHz}$	h_{ie}	k Ω	1.5	9
Small-Signal Common Emitter Output Admittance	$V_{CE} = 10\text{ V dc}; I_C = 1\text{ mA dc}; f = 1\text{ kHz}$	h_{oe}	μhmo	—	50
Collector-Base Cutoff Current	$T_A = +150^\circ\text{C}$ $V_{CB} = 50\text{ V dc}$	I_{CBO3}	$\mu\text{A dc}$	—	10
Forward Current Transfer Ratio	$T_A = -55^\circ\text{C}$ $V_{CE} = 10\text{ V dc}; I_C = 10\text{ mA dc}$	h_{FE7}	—	12	—
Magnitude of Small-Signal Short-Circuit Forward Current Transfer Ratio	$V_{CE} = 10\text{ V dc}; I_C = 20\text{ mA dc}; f = 100\text{ MHz}$	$ h_{fe} $	—	2.0	10
Open Circuit Output Capacitance	$V_{CB} = 10\text{ V dc}; I_E = 0; 100\text{ kHz} \leq f \leq 1\text{ MHz}$	C_{obo}	pF	—	8.0
Noise Figure	$V_{CE} = 10\text{ V dc}; I_C = 100\text{ }\mu\text{A dc}; f = 1\text{ kHz}; R_G = 1\text{ k}\Omega$	NF	—	8	dB
Collector Emitter Nonlatching Voltage	See figure 10	V_{CE}	V dc	40	—
Switching Characteristics					
Turn-On Time (saturated)	See figure 7	t_{on}	ns	—	45
Turn-Off Time (saturated)	See figure 8	t_{off}	ns	—	300
Pulse Response	See figure 9	$t_{on} + t_{off}$	ns	—	18

2N4854, 2N4854U



NPN/PNP Dual Silicon Transistors

Rev. V1

Absolute Maximum Ratings ($T_A = +25^\circ\text{C}$ unless otherwise specified)

Ratings	Symbol	Value
Collector - Emitter Voltage	V_{CEO}	40 V dc
Collector - Base Voltage	V_{CBO}	60 V dc
Emitter - Base Voltage	V_{EBO}	5.0 V dc
Collector Current	I_C	600 mA dc
Total Power Dissipation @ $T_A = +25^\circ\text{C}$ One Transistor Total Device	P_T	0.30 W ⁽⁴⁾ 0.60 W ⁽⁴⁾
Total Power Dissipation @ $T_C = +25^\circ\text{C}$ One Transistor Total Device	$P_T (1)$	1.0 W ⁽⁵⁾ 2.0 W ⁽⁵⁾
Operating & Storage Temperature Range	T_J, T_{STG}	-65°C to $+200^\circ\text{C}$
V_{IC-2C}	V dc	± 120
Lead To Case Voltage	V dc	± 120

Thermal Characteristics

Types	$R_{\theta JA}$ One Transistor	$R_{\theta JA}$ Total Device	$R_{\theta JSP}$ One Section	$R_{\theta JSP}$ Both Sections
2N4854 2N4854U	$\frac{^\circ\text{C/W}}{350}$	$\frac{^\circ\text{C/W}}{290}$	$\frac{^\circ\text{C/W}}{110}^{(6)}$	$\frac{^\circ\text{C/W}}{90}^{(6)}$


- (1) T_C rating does not apply to surface mount devices (2N4854U).
- (2) For $T_A > +25^\circ\text{C}$, derate linearly 1.43 mW/ $^\circ\text{C}$ one transistor, 2.00 mW/ $^\circ\text{C}$ both transistors.
- (3) For $T_C > +25^\circ\text{C}$, derate linearly 4.0 mW/ $^\circ\text{C}$ one transistor, 8.0 mW/ $^\circ\text{C}$ both transistors.
- (4) For $T_A > +25^\circ\text{C}$, derate linearly 1.71 mW/ $^\circ\text{C}$ one transistor, 3.43 mW/ $^\circ\text{C}$ both transistors.
- (5) For $T_C > +25^\circ\text{C}$, derate linearly 5.71 mW/ $^\circ\text{C}$ one transistor, 11.43 mW/ $^\circ\text{C}$ both transistors.
- (6) For U package the thermal resistance is $R_{\theta SP}$.

2N4854, 2N4854U

NPN/PNP Dual Silicon Transistors

Rev. V1

Outline Drawing (TO-78)



Ltr	Dimensions				Notes
	Inches		Millimeters		
	Min	Max	Min	Max	
CD	.305	.335	7.75	8.51	
CH	.140	.260	3.56	6.60	
HD	.335	.370	8.51	9.40	
HT	.009	.125	0.23	3.18	
LD	.016	.021	0.41	0.53	3, 7
LL	.500	1.750	12.70	44.45	7

Ltr	Dimensions				Notes
	Inches		Millimeters		
	Min	Max	Min	Max	
LS1	.0707	Nom.	1.796	Nom.	5
LS2	.1000	Nom.	2.540	Nom.	5
LU	.016	.019	0.41	0.48	4, 7
TL	.029	.045	0.74	1.14	6
TW	.028	.034	0.71	0.86	

NOTES:

1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. Measured in the zone beyond .250 inch (6.35 mm) from the seating plane.
4. Measured in the zone .050 inch (1.27 mm) and .250 inch (6.35 mm) from the seating plane.
5. When measured in a gauging plane .054 +.001, -.000 inch (1.37 +0.03, -0.00 mm) below the seating plane of the transistor, maximum diameter leads shall be within .007 inch (0.18 mm) of their true location relative to a maximum width tab. Smaller diameter leads shall fall within the outline of the maximum diameter lead tolerance.
6. Measured from the maximum diameter of the actual device.
7. All six leads.
8. In accordance with ASME Y14.5M, diameters are equivalent to ϕ x symbology.


FIGURE 2. Physical dimensions of transistor type 2N4854 (all quality levels, similar to TO-78).

2N4854, 2N4854U

NPN/PNP Dual Silicon Transistors

Rev. V1

Outline Drawing (U)



Ltr	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A	.058	.100	1.47	2.54
A ₁	.026	.039	0.66	0.99
B ₁	.022	.028	0.56	0.71
B ₂	.072 Ref.		1.83 Ref.	
B ₃	.006	.022	0.15	0.56
D	.165	.175	4.19	4.45
D ₁	.095	.105	2.41	2.67


Ltr	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
D ₂	.045	.055	1.14	1.40
D ₃		.175		4.45
E	.240	.250	6.10	6.35
E ₁		.250		6.35
L ₁	.060	.070	1.52	1.78
L ₂	.082	.098	2.08	2.49
L ₃	.003	.007	0.08	0.18

NOTES:

1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. The coplanarity deviation of all terminal contact points, as defined by the device seating plane, shall not exceed .006 inch (0.15 mm) for solder dipped leadless chip carriers.


FIGURE 3. Physical dimensions of transistor type 2N4854U.

Graphs



Thermal resistance = 350°C/W one side, 290°C/W both sides operating in "parallel".
Ta = 25°C (PCB FR4 Mounted).


FIGURE 5. Thermal impedance graph ($R_{\theta JPCB}$) for 2N4854U (U).



Thermal impedance TO-78 package dual 023F chips,
Thermal resistance = 350°C/W one side, 290°C/W both sides operating in "parallel".
Ta = 25°C (air cooled).

FIGURE 6. Thermal impedance graph ($R_{\theta JA}$) for 2N4854 (all quality levels, similar to TO-78).


Test Circuits



NOTES:

1. The rise time (t_r) of the applied pulse shall be ≤ 2.0 ns, duty cycle ≤ 2 percent, and the generator source impedance shall be 50Ω .
2. Sampling oscilloscope: $Z_{IN} \geq 100 \text{ k}\Omega$, $C_{IN} \leq 12 \text{ pF}$, rise time ≤ 0.2 ns.
3. The signs, polarity symbols, and waveforms shown are for the NPN transistor; the signs and polarity symbols are reversed for the PNP triode (see 1.2 herein).

FIGURE 7. Saturated turn-on switching time test circuit.




NOTES:

1. The rise time (t_r) of the applied pulse shall be ≤ 2.0 ns, duty cycle ≤ 2 percent, and the generator source impedance shall be 50Ω .
2. Sampling oscilloscope: $Z_{IN} \geq 100 \text{ k}\Omega$, $C_{IN} \leq 12 \text{ pF}$, rise time ≤ 0.2 ns.
3. The signs, polarity symbols, and waveforms shown are for the NPN transistor; the signs and polarity symbols are reversed for the PNP triode (see 1.2 herein).

FIGURE 8. Saturated turn-off switching time test circuit.


Test Circuits



NOTES:

1. The rise time (t_r) of the applied pulse shall be ≤ 2.0 ns, duty cycle ≤ 2 percent, and the generator source impedance shall be 50Ω .
2. Sampling oscilloscope: $Z_{IN} \geq 100$ k Ω , $C_{IN} \leq 12$ pF, rise time ≤ 0.2 ns.
3. The signs, polarity symbols, and waveforms shown are for the NPN transistor; the signs and polarity symbols are reversed for the PNP triode (see 1.2 herein).

FIGURE 9. Nonsaturated switching time test circuit.



NOTE: The input waveform has the following characteristics: PW $\leq 10 \mu$ s, duty cycle ≤ 2 percent.

FIGURE 10. Collector emitter nonlatching voltage test circuit.

2N4854, 2N4854U



NPN/PNP Dual Silicon Transistors

Rev. V1

VPT COMPONENTS. ALL RIGHTS RESERVED.

Information in this document is provided in connection with VPT Components products. These materials are provided by VPT Components as a service to its customers and may be used for informational purposes only. Except as provided in VPT Components Terms and Conditions of Sale for such products or in any separate agreement related to this document, VPT Components assumes no liability whatsoever. VPT Components assumes no responsibility for errors or omissions in these materials. VPT Components may make changes to specifications and product descriptions at any time, without notice. VPT Components makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF VPT COMPONENTS PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. VPT COMPONENTS FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. VPT COMPONENTS SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

VPT Components products are not intended for use in medical, lifesaving or life sustaining applications. VPT Components customers using or selling VPT Components products for use in such applications do so at their own risk and agree to fully indemnify VPT Components for any damages resulting from such improper use or sale.