

2N4858A  
2N4857A  
2N4861A  
2N4860A  
2N4856A  
2N4859A  
2N4858

# n-channel JFETs designed for . . .

**Siliconix**

Performance Curves NCB  
See Section 4

- Analog Switches
- Commutators
- Choppers
- Integrator Reset Switch

## \*ABSOLUTE MAXIMUM RATINGS (25°C)

Reverse Gate-Drain or Gate-Source Voltage, 2N4856A-58A.....	-40 V
Reverse Gate-Drain or Gate-Source Voltage, 2N4859A-61A.....	-30 V
Gate Current.....	50 mA
Total Device Dissipation at 25°C Case Temperature (Derate 10 mW/°C).....	1.8 W
Storage Temperature Range .....	-65 to +200°C
Lead Temperature (1/16" from case for 10 seconds) .....	300°C

## \*ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

Characteristic			2N4856A 2N4859A		2N4857A 2N4860A		2N4858A 2N4861A		Unit	Test Conditions		
			Min	Max	Min	Max	Min	Max				
1	BV <sub>GSS</sub>	Gate-Source Breakdown Voltage	2N4856A-58A	-40	-40	-40	-40	-40	-40	V	$I_G = -1 \mu A, V_{DS} = 0$	
2			2N4859A-61A	-30	-30	-30	-30	-30	-30			
3	I <sub>GSS</sub>	Gate Reverse Current	2N4856A-58A	-250	-250	-250	-250	-250	pA	$V_{GS} = -20 V, V_{DS} = 0$		
4			2N4859A-61A	-500	-500	-500	-500	-500	nA		150°C	
5	I <sub>T</sub>	I <sub>D(off)</sub>	2N4856A-58A	-250	-250	-250	-250	-250	pA	$V_{GS} = -15 V, V_{DS} = 0$		
6			2N4859A-61A	-500	-500	-500	-500	-500	nA		150°C	
7	T <sub>C</sub>	Drain Cutoff Current		250	250	250	250	250	pA	$V_{DS} = 15 V, V_{GS} = -10 V$		
8				500	500	500	500	500	nA		150°C	
9	V <sub>GS(off)</sub> Gate-Source Cutoff Voltage			-4	-10	-2	-6	-0.8	-4	V	$V_{DS} = 15 V, I_D = 0.5 nA$	
10	I <sub>DSS</sub> Saturation Drain Current (Note 1)			50		20	100	8	80	mA	$V_{DS} = 15 V, V_{GS} = 0$	
11	V <sub>DS(on)</sub> Drain-Source ON Voltage				0.75 (20)		0.50 (10)		0.50 (5)	V (mA)	$V_{GS} = 0, I_D = ( )$	
12	r <sub>dson</sub> Drain-Source ON Resistance				25		40		60	Ω	$V_{GS} = 0, I_D = 0$	
13	D <sub>Y</sub>	C <sub>iss</sub> Common-Source Input Capacitance			10		10		10	pF	$V_{DS} = 0, V_{GS} = 0$	
14	N	C <sub>rss</sub> Common-Source Reverse Transfer Capacitance			4		3.5		3.5	pF	$V_{DS} = 0, V_{GS} = -10 V$	
15	S <sub>W</sub>	t <sub>d(on)</sub> Turn-ON Delay Time		5 (20) [-10]		6 (10) [-6]		8 (5) [-4]	ns (mA) [V]			
16	T <sub>C</sub>	t <sub>r</sub> Rise Time		3 (20) [-10]		4 (10) [-6]		8 (5) [-4]	ns (mA) [V]			
17	I <sub>H</sub> N G	t <sub>off</sub> Turn-OFF Time		20 (20) [-10]		40 (10) [-6]		80 (5) [-4]	ns (mA) [V]			

\*JEDEC registered data


NOTE:

1 Pulse test required, pulsed width = 100 μs, duty cycle ≤ 10%

## BENEFITS

- Low Insertion Loss and High Accuracy in Test Systems  
 $r_{DS(on)} < 25 \Omega$  (2N4856A, 59A)
- High Off-Isolation  
 $|D_{off}| < 250 pA$
- Short Sample and Hold Aperture Time  
 $C_{rss} < 4 pF$
- High Speed  
 $t_{ON} < 8 ns$

TO-18  
See Section 6



$$R_L = \begin{cases} 464 \Omega, & \text{2N4856A, 59A} \\ 953 \Omega, & \text{2N4857A, 60A} \\ 1910 \Omega, & \text{2N4858A, 61A} \end{cases}$$

NCB

