2N4877 (SILICON)

MEDIUM-POWER NPN SILICON TRANSISTOR

- . . . designed for switching and wide band amplifier applications.
- Low Collector-Emitter Saturation Voltage V_{CE}(sat) = 1.0 Vdc (Max) @ I_C = 4.0 Amp
- DC Current Gain Specified to 4 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-39 Case for Critical Space-Limited Applications.

*** MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	VCEO	60	Vdc
Collector-Base Voltage	V _{CB}	70	Vdc
Emitter-Base Voltage	VEB	5.0	Vdc
Collector Current – Continuous	^ı c	4.0	Adc
Base Current	I B	1.0	Adc
Total Device Dissipation @ T _C = 25 ^o C Derate above 25 ^o C	PD	10 57.2	Watts mW/ ⁰ C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200	°C

*Indicates JEDEC Registered Data

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θJC	17.5	°C/W





4 AMPERE

POWER TRANSISTOR

NPN SILICON 60 VOLTS

10 WATTS



*ELECTRICAL CHARACTERISTICS (T_C = 25^oC unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 200 mAdc, I _B = 0)	V _{CEO(sus})	60	_	Vdc
Collector Cutoff Current (V _{CE} = 70 Vdc, V _{EB(off)} = 1.5 Vdc) (V _{CE} = 70 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 100 ^o C)	'CE X	-	100 1.0	μAdc mAdc
Collector Cutoff Current (V _{CB} = 70 Vdc, I _E = 0)	Сво	_	100	μAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	IEBO	-	100	μAdc
ON CHARACTERISTICS(1)				
DC Current Gain (I _C = 1.0 Adc, V _{CE} = 2.0 Vdc) (I _C = 4.0 Adc, V _{CE} = 2.0 Vdc)	hFE	30 20	- 100	_
Collector-Emitter Saturation Voltage (I _C = 4.0 Adc, I _B = 0.4 Adc)	V _{CE} (sat)	-	1.0	Vdc
Base-Emitter Saturation Voltage (I _C = 4.0 Adc, I _B = 0.4 Adc)	VBE(sat)	-	1.8	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product (I _C = 0.25 Adc, V _{CE} = 10 Vdc, f = 1.0 MHz) (I _C = 0.25 Adc, V _{CE} = 10 Vdc, f = 10 MHz)**	fT	4.0 30		MHz
SWITCHING CHARACTERISTICS				
Rise Time (V _{CC} = 25 Vdc, I _C = 4.0 Adc, I _{B1} = 0.4 Adc)	t _r	-	100	ns
Storage Time $(V_{CC} = 25 \text{ Vdc}, I_C = 4.0 \text{ Adc},$	t _s	_	1.5	μs
	l tf	-	500	ns

*Indicates JEDEC Registered Data.

**Motorola guarantees this value in addition to JEDEC Registered Data. Note 1: Pulse Test: Pulse Width≤ 300 μs, Duty Cycle≤ 2.0%.

FIGURE 2 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on $T_J(pk) = 200^{\circ}C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 200^{\circ}C$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. (See AN-415)

FIGURE 3 - SWITCHING TIME TEST CIRCUIT

