



2N5336 (SILICON)

thru
2N5339



Medium-power NPN silicon transistors designed for switching and wide band amplifier applications.

CASE 79
(TO-39)



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR


MAXIMUM RATINGS

Rating	Symbol	2N5336 2N5337	2N5338 2N5339	Unit
Collector-Emitter Voltage	V_{CEO}	80	100	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current – Continuous	I_C	5.0		Adc
Base Current	I_B	1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	6.0		Watts
		34.3		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	29.2	$^\circ\text{C}/\text{W}$

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.

2N5336 thru 2N5339 (continued)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (†) ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	2N5336, 2N5337 2N5338, 2N5339	-	$BV_{CEO(sus)}$	80 100	- - Vdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 90 \text{ Vdc}$, $I_B = 0$)	2N5336, 2N5337 2N5338, 2N5339	-	I_{CEO}	- -	100 100 $\mu\text{A dc}$
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 90 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 75 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 90 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	2N5336, 2N5337 2N5338, 2N5339 2N5336, 2N5337 2N5338, 2N5339	12	I_{CEX}	- - - -	10 10 1.0 1.0 $\mu\text{A dc}$ mA dc
Collector Cutoff Current ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$)	2N5336, 2N5337 2N5338, 2N5339	-	I_{CBO}	- -	10 10 $\mu\text{A dc}$
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}$, $I_C = 0$)		-	I_{EBO}	-	100 $\mu\text{A dc}$

ON CHARACTERISTICS

DC Current Gain (†) ($I_C = 500 \text{ mA dc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.0 \text{ A dc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 5.0 \text{ A dc}$, $V_{CE} = 2.0 \text{ Vdc}$)	2N5336, 2N5338 2N5337, 2N5339 2N5336, 2N5338 2N5337, 2N5339 2N5336, 2N5338 2N5337, 2N5339	8	h_{FE}	30 60 30 60 20 40	- - 120 240 - -	-
Collector-Emitter Saturation Voltage (†) ($I_C = 2.0 \text{ A dc}$, $I_B = 0.2 \text{ A dc}$) ($I_C = 5.0 \text{ A dc}$, $I_B = 0.5 \text{ A dc}$)		9, 11, 13	$V_{CE(sat)}$	- -	0.7 1.2 Vdc	
Base-Emitter Saturation Voltage (†) ($I_C = 2.0 \text{ A dc}$, $I_B = 0.2 \text{ A dc}$) ($I_C = 5.0 \text{ A dc}$, $I_B = 0.5 \text{ A dc}$)		11, 13	$V_{BE(sat)}$	- -	1.2 1.8 Vdc	

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 0.5 \text{ A dc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 10 \text{ MHz}$)		-	f_T	30	-	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)		7	C_{ob}	-	250	pF
Input Capacitance ($V_{BE} = 2.0 \text{ Vdc}$, $I_C = 0$, $f = 100 \text{ kHz}$)		7	C_{ib}	-	1,000	pF


SWITCHING CHARACTERISTICS

Delay Time	($V_{CC} = 40 \text{ Vdc}$, $V_{EB(off)} = 3.0 \text{ Vdc}$, $I_C = 2.0 \text{ A dc}$, $I_{B1} = 0.2 \text{ A dc}$)	2,3	t_d	-	100	ns
Rise Time			t_r	-	100	ns
Storage Time	($V_{CC} = 40 \text{ Vdc}$, $I_C = 2.0 \text{ A dc}$, $I_{B1} = I_{B2} = 0.2 \text{ A dc}$)	2,6	t_s	-	2.0	μs
Fall Time			t_f	-	200	ns

(†) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

2N5336 thru 2N5339 (continued)

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



$t_r, t_f \leq 10 \text{ ns}$
D.C. = 1.0%

FIGURE 3 – TURN ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 200^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_J(pk) \leq 200^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE versus VOLTAGE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 – ON VOLTAGES




FIGURE 12 – COLLECTOR CUT-OFF REGION




FIGURE 13 – TEMPERATURE COEFFICIENTS

