



Thyristors

2N5567 - 2N5570

T4101 T4111 T4121 Series


10-A Silicon Triacs

Features:

- di/dt Capability = 150 A/ μ s
- Shorted-Emitter, Center-Gate Design
- Low Switching Losses
- Low On-State Voltage at High Current Levels
- Low Thermal Resistance

| Voltage Package | 200 V | 400 V | 600 V |
|---------------------------------|-------------------|-------------------|-------------------|
| | Types | Types | Types |
| Press-Fit (T4101 Series) | 2N5567 | 2N5568 | T4101M (40795) |
| Stud (T4111 Series) | 2N5569 | 2N5570 | T4111M (40796) |
| Isolated-Stud (T4121 Series) | T4121B (40799) | T4121D (40800) | T4121M (40801) |

Numbers in parentheses (e.g. 40799) are former RCA type numbers.



These RCA triacs are gate-controlled, full-wave silicon ac switches. They are designed to switch from an off-state to an on-state for either polarity of applied voltage with positive or negative gate triggering voltages.

MAXIMUM RATINGS, Absolute-Maximum Values:

For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.

***REPETITIVE PEAK OFF-STATE VOLTAGE:** [•]

Gate open, $T_J = -65$ to 100°C V_{DROM}

***RMS ON-STATE CURRENT (Conduction angle = 360°):**

Case temperature (T_C) = 85°C $I_T(\text{RMS})$

For other conditions See Fig. 3

PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT:

For one cycle of applied principal voltage, $T_C = 85^\circ\text{C}$

60 Hz (sinusoidal) I_{TSM}

50 Hz (sinusoidal) I_{TSM}

For more than one cycle of applied principal voltage See Fig. 4

RATE-OF-CHANGE OF ON-STATE CURRENT:

$V_{DM} = V_{DROM}$, $I_{GT} = 160\text{ mA}$, $t_r = 0.1\ \mu\text{s}$ (See Fig. 13) di/dt

FUSING CURRENT (for Triac Protection):

$T_J = -65$ to 100°C , $t = 1.25$ to 10 ms i^2t

PEAK GATE-TRIGGER CURRENT: [■]

For $1\ \mu\text{s}$ max., See Fig. 7 I_{GTM}

***GATE POWER DISSIPATION:**

PEAK (For $1\ \mu\text{s}$ max., $I_{GTM} \leq 4\text{ A}$, See Fig. 7) P_{GM}

AVERAGE $P_{G(AV)}$

***TEMPERATURE RANGE:** [▲]

Storage T_{stg}

Operating (Case) T_C

***TERMINAL TEMPERATURE (During soldering):**

For 10 s max. (terminals and case) T_T

STUD TORQUE:

Recommended T_s

Maximum (DO NOT EXCEED) T_s

[•] In accordance with JEDEC registration data format (JES-14, RDF 2) filed for the JEDEC (2N-Series) types.
[■] For either polarity of main terminal 2 voltage (V_{MT2}) with reference to main terminal 1.
[▲] For either polarity of gate voltage (V_G) with reference to main terminal 1.
[▲] For temperature measurement reference point, see Dimensional Outline.

These triacs are intended for control of ac loads in applications such as heating controls, motor controls, arc-welding equipment, light dimmers, and power switching systems.

| | 2N5567 | 2N5568 | T4101M |
|--|--------|--------|--------|
| | 2N5569 | 2N5570 | T4111M |
| | T4121B | T4121D | T4121M |

| | | | | |
|-------------------|------------|-----|-----|------------------|
| V_{DROM} | 200 | 400 | 600 | V |
| $I_T(\text{RMS})$ | 10 | | | A |
| | See Fig. 3 | | | |
| I_{TSM} | 100 | | | A |
| | 85 | | | A |
| | See Fig. 4 | | | |
| di/dt | 150 | | | A/ μ s |
| i^2t | 50 | | | A ² s |
| I_{GTM} | 4 | | | A |
| P_{GM} | 16 | | | W |
| $P_{G(AV)}$ | 0.5 | | | W |
| T_{stg} | -65 to 150 | | | $^\circ\text{C}$ |
| T_C | -65 to 100 | | | $^\circ\text{C}$ |
| T_T | 225 | | | $^\circ\text{C}$ |
| T_s | 35 | | | in-lb |
| | 50 | | | in-lb |

ELECTRICAL CHARACTERISTICS

At Maximum Ratings and at Indicated Case Temperature (T_C) Unless Otherwise Specified

| CHARACTERISTIC | SYMBOL | LIMITS | | | UNITS | | |
|--|--|--|--|------------------|----------------------|------------------------------|----|
| | | Min. | Typ. | Max. | | | |
| Peak Off-State Current: Gate open, $T_J = 100^\circ\text{C}$, $V_{DROM} = \text{Max. rated value}$ | I_{DROM} | — | 0.1 | 2* | mA | | |
| Maximum On-State Voltage: For $I_T = 14\text{ A (peak)}$, $T_C = 25^\circ\text{C}$ | V_{TM} | — | 1.35 | 1.65* | V | | |
| DC Holding Current: Gate open, Initial principal current = 500 mA (DC), $v_D = 12\text{ V}$: $T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$ For other case temperatures | I_{HO} | — — | 15 75 | 30 200* | mA | | |
| | | See Fig. 6 | | | | | |
| Critical Rate-of-Rise of Commutation Voltage: For $v_D = V_{DROM}$, $I_T(\text{RMS}) = 10\text{ A}$, commutating $di/dt = 5.4\text{ A/ms}$, gate unenergized, $T_C = 85^\circ\text{C}$ (See Fig. 14) | dv/dt | 2* | 5 | — | V/ μs | | |
| Critical Rate-of-Rise of Off-State Voltage: For $v_D = V_{DROM}$, exponential voltage rise, gate open, $T_C = 100^\circ\text{C}$: 2N5567, 2N5569, T4121B 2N5568, 2N5570, T4121D T4101M, T4111M, T4121M | dv/dt | 30* 20* 10 | 150 100 75 | — — — | V/ μs | | |
| DC Gate-Trigger Current: For $v_D = 12\text{ V (DC)}$, $R_L = 30\ \Omega$, $T_C = 25^\circ\text{C}$ | Mode I ⁺ III ⁻ I ⁻ III ⁺ | V _{MT2} positive negative positive negative | V _G positive negative negative positive | — — — — | 10 10 20 20 | 25 25 40 40 | mA |
| For $v_D = 12\text{ V (DC)}$, $R_L = 30\ \Omega$, $T_C = -65^\circ\text{C}$ | Mode I ⁺ III ⁻ I ⁻ III ⁺ | V _{MT2} positive negative positive negative | V _G positive negative negative positive | — — — — | 45 45 80 80 | 100* 100* 150* 150* | |
| | | See Figs. 8 & 9 | | | | | |
| DC Gate-Trigger Voltage: For $v_D = 12\text{ V(DC)}$, $R_L = 30\ \Omega$ $T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$ For other case temperatures | V_{GT} | 0.2 | 1 2 | 2.5 4* | V | | |
| For $v_D = V_{DROM}$, $R_L = 125\ \Omega$, $T_C = 100^\circ\text{C}$ | | | See Fig. 10 | | | — — | |
| Gate-Controlled Turn-On Time: (Delay Time + Rise Time) For $v_D = V_{DROM}$, $I_{GT} = 160\text{ mA}$, $t_r = 0.1\ \mu\text{s}$, $i_T = 15\text{ A (peak)}$, $T_C = 25^\circ\text{C}$ (See Figs. 11 & 15) | t_{gt} | — | 1.6 | 2.5 | μs | | |
| Thermal Resistance: Junction-to-Case: Steady-State Transient | θ_{J-C} | — | — | 1* | $^\circ\text{C/W}$ | | |
| Junction-to-Isolated Hex (Stud, see Dim. Outline): Steady-State | | | | | | θ_{J-IH} | — |

* In accordance with JEDEC registration data format (JS-14, RDF 2) filed for the JEDEC (2N-Series) types.

♦ For either polarity of main terminal 2 voltage (V_{MT2}) with reference to main terminal 1.♦ For either polarity of gate voltage (V_G) with reference to main terminal 1.




Fig. 1 - Principal voltage-current characteristic.




Fig. 2 - Power dissipation vs. on-state current.




Fig. 3 - Maximum allowable case temperature vs. on-state current.




Fig. 4 - Peak surge on-state current vs. surge current duration.




Fig. 5 - On-state current vs. on-state voltage.




Fig. 6 - DC holding current vs. case temperature.




Fig. 7 - Gate trigger characteristics and limiting conditions for determination of permissible gate trigger pulses.




Fig. 8 - DC gate-trigger current vs. case temperature (I* & III* modes).




Fig. 9 - DC gate-trigger current vs. case temperature (I* & III* modes).




Fig. 10 - DC gate-trigger voltage vs. case temperature.




Fig. 11 - Turn-on time vs. gate trigger current.




Fig. 12 - Transient junction-to-case thermal resistance vs. time.




Fig. 13 - Rate-of-change of on-state current with time (defining di/dt).




Fig. 14 - Relationship between supply voltage and principal current (inductive load) showing reference points for definition of commutating voltage (dv/dt).




Fig. 15 - Relationship between off-state voltage, on-state current, and gate-trigger voltage showing reference points for definition of turn-on time (t_{gt}).




Fig. 16 - Typical phase-control circuit for lamp dimming, heat control, and universal-motor speed control.

| AC INPUT VOLTAGE | 120V 60Hz | 240V 60Hz | 240V 50Hz |
|-------------------|----------------------------|-----------------------|-----------------------|
| C_1 | 0.1 μ F 200V | 0.1 μ F 400V | 0.1 μ F 400V |
| C_2 | 0.1 μ F 100V | 0.1 μ F 100V | 0.1 μ F 100V |
| R_1 | 100k Ω 1/2W | 200k Ω 1W | 250k Ω 1W |
| R_2 | 2.2k Ω 1/2W | 3.3k Ω 1/2W | 3.3k Ω 1/2W |
| R_3 | 15k Ω 1/2W | 15k Ω 1/2W | 15k Ω 1/2W |
| PHOTOCELL CONTROL | R_p 1.2k Ω 2W | 1.2k Ω 2W | 1.2k Ω 2W |
| SNUBBER NETWORK | C_s 0.1 μ F 200V | 0.1 μ F 400V | 0.1 μ F 400V |
| | R_s 100 Ω 1/2W | 100 Ω 1/2W | 100 Ω 1/2W |
| RFI FILTER | C_f 0.1 μ F 200V | 0.1 μ F 400V | 0.1 μ F 400V |
| | L_f 100 μ H | 200 μ H | 200 μ H |
| RCA TRIACS | 2N5567 T4121B | 2N5568 T4121D | 2N5568 T4121D |

* Typical values for lamp dimming circuits

WARNING:

The RCA isolated-stud package thyristors should be handled with care. The ceramic portion of these thyristors contains BERYLLIUM OXIDE as a major ingredient. Do not crush, grind, or abrade these portions of the thyristors because the dust resulting from such action may be hazardous if inhaled.

TERMINAL CONNECTIONS

- No.1—Gate
- No.2—Main Terminal 1
- No.3—Main Terminal 2