
# **JFETs Switching**

# N-Channel — Depletion

# 2N5640





Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DS</sub>	30	Vdc
Drain-Gate Voltage	V <sub>DG</sub>	30	Vdc
Reverse Gate–Source Voltage	VGSR	30	Vdc
Forward Gate Current	lGF	10	mAdc
Total Device Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C	PD	350 2.8	mW mW/°C
Thermal Resistance, Junction to Ambient	$R_{ heta JA}$	357	°C/W
Junction Temperature Range	TJ	-65 to +150	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Gate–Source Breakdown Voltage (I <sub>G</sub> = 10 μAdc, V <sub>DS</sub> = 0)	V(BR)GSS	30	_	Vdc
Gate Reverse Current $(V_{GS} = -15 \text{ Vdc}, V_{DS} = 0)$ $(V_{GS} = -15 \text{ Vdc}, V_{DS} = 0, T_A = 100^{\circ}\text{C})$	I <sub>GSS</sub>	_	1.0 1.0	nAdc μAdc
Drain Cutoff Current $(V_{DS} = 15 \text{ Vdc}, V_{GS} = -6.0 \text{ Vdc})$ $(V_{DS} = 15 \text{ Vdc}, V_{GS} = -6.0 \text{ Vdc}, T_A = 100^{\circ}\text{C})$	ID(off)		1.0 1.0	nAdc μAdc
ON CHARACTERISTICS				
Zero-Gate-Voltage Drain Current(1) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0)	I <sub>DSS</sub>	5.0	_	mAdc
Drain–Source On–Voltage (I <sub>D</sub> = 3.0 mAdc, V <sub>GS</sub> = 0)	VDS(on)	_	0.5	Vdc
Static Drain–Source On Resistance (I <sub>D</sub> = 1.0 mAdc, V <sub>GS</sub> = 0)	<sup>r</sup> DS(on)	_	100	Ohms

<sup>1.</sup> Pulse Test: Pulse Width  $\leq$  300  $\mu\text{s},$  Duty Cycle  $\leq$  3.0%.

## 2N5640

# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted) (Continued)

Characteristic		Symbol	Min	Max	Unit	
SMALL-SIGNAL CHAR	ACTERISTICS					
Static Drain-Source "ON" (VGS = 0, ID = 0, f = 1.0			<sup>r</sup> ds(on)	_	100	Ohms
Input Capacitance (VDS = 0, VGS = -12 Vo	dc, f = 1.0 MHz)		C <sub>iss</sub>	_	10	pF
Reverse Transfer Capacita (V <sub>DS</sub> = 0, V <sub>GS</sub> = -12 Vo			C <sub>rss</sub>	_	4.0	pF
SWITCHING CHARACT	ERISTICS			-	-	-
Turn-On Delay Time	$V_{DD} = 10 \text{ Vdc},$ $V_{GS(on)} = 0,$ $V_{GS(off)} = -10 \text{ Vdc},$ $R_{G}' = 50 \Omega$	I <sub>D(on)</sub> = 3.0 mAdc	t <sub>d</sub> (on)	_	8.0	ns
Rise Time		$I_{D(on)} = 3.0 \text{ mAdc}$	t <sub>r</sub>	_	10	ns
Turn-Off Delay Time		$I_{D(on)} = 3.0 \text{ mAdc}$	td(off)		15	ns
Fall Time		$I_{D(on)} = 3.0 \text{ mAdc}$	t <sub>f</sub>	_	30	ns

#### TYPICAL SWITCHING CHARACTERISTICS




Figure 1. Turn-On Delay Time




Figure 3. Turn-Off Delay Time




Figure 5. Switching Time Test Circuit




Figure 2. Rise Time




Figure 4. Fall Time

#### NOTE 1

The switching characteristics shown above were measured using a test circuit similar to Figure 5. At the beginning of the switching interval, the gate voltage is at Gate Supply Voltage ( $-V_{GG}$ ). The Drain–Source Voltage ( $V_{DS}$ ) is slightly lower than Drain Supply Voltage ( $V_{DD}$ ) due to the voltage divider. Thus Reverse Transfer Capacitance ( $C_{rss}$ ) or Gate–Drain Capacitance ( $C_{gd}$ ) is charged to  $V_{GG} + V_{DS}$ .

During the turn–on interval, Gate–Source Capacitance ( $C_{gs}$ ) discharges through the series combination of  $R_{Gen}$  and  $R_K$ .  $C_{gd}$  must discharge to  $V_{DS(on)}$  through  $R_G$  and  $R_K$  in series with the parallel combination of effective load impedance ( $R'_D$ ) and Drain–Source Resistance ( $r_{ds}$ ). During the turn–off, this charge flow is reversed.

Predicting turn—on time is somewhat difficult as the channel resistance  $r_{ds}$  is a function of the gate—source voltage. While  $C_{gs}$  discharges,  $V_{GS}$  approaches zero and  $r_{ds}$  decreases. Since  $C_{gd}$  discharges through  $r_{ds}$ , turn—on time is non–linear. During turn—off, the situation is reversed with  $r_{ds}$  increasing as  $C_{gd}$  charges.

The above switching curves show two impedance conditions; 1)  $R_K$  is equal to  $R_D$ , which simulates the switching behavior of cascaded stages where the driving source impedance is normally the load impedance of the previous stage, and 2)  $R_K = 0$  (low impedance) the driving source impedance is that of the generator.

#### 2N5640




Figure 6. Typical Forward Transfer Admittance




Figure 7. Typical Capacitance




Figure 8. Effect of Gate-Source Voltage On Drain-Source Resistance




Figure 9. Effect of Temperature On Drain-Source On-State Resistance





Figure 10. Effect of IDSS On Drain-Source Resistance and Gate-Source Voltage

### NOTE 2

The Zero–Gate–Voltage Drain Current (IDSS), is the principle determinant of other J-FET characteristics. Figure 10 shows the relationship of Gate–Source Off Voltage (VGS(off) and Drain–Source On Resistance (rds(on)) to IDSS. Most of the devices will be within  $\pm 10\%$  of the values shown in Figure 10. This data will be useful in predicting the characteristic variations for a given part number.

### **PACKAGE DIMENSIONS**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
  4. DIMENSION F APPLIES BETWEEN P AND L. DIMENSION D AND J APPLY BETWEEN L AND K MINIMUM. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INCHES		MILLIN	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.175	0.205	4.45	5.20	
В	0.170	0.210	4.32	5.33	
C	0.125	0.165	3.18	4.19	
D	0.016	0.022	0.41	0.55	
F	0.016	0.019	0.41	0.48	
G	0.045	0.055	1.15	1.39	
Н	0.095	0.105	2.42	2.66	
7	0.015	0.020	0.39	0.50	
K	0.500		12.70		
L	0.250		6.35		
N	0.080	0.105	2.04	2.66	
Р		0.100		2.54	
R	0.115		2.93		
٧	0.135		3 43		

STYLE 5:
PIN 1. DRAIN
2. SOURCE

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

**USA/EUROPE/Locations Not Listed**: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

 $\label{eq:max} \textbf{Mfax}^{\text{TM}}: RMFAX0@email.sps.mot.com - TOUCHTONE~602-244-6609~INTERNET:~http://www.mot.com/SPS/$ 

Mfax is a trademark of Motorola. Inc.

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



2N5640/D