

## N-Channel Power MOSFET (2A, 600Volts)


### DESCRIPTION

The Nell **2N60** is a three-terminal silicon device with current conduction capability of 2A, fast switching speed, low on-state resistance, breakdown voltage rating of 600V, and max. threshold voltage of 4 volts.

They are designed for use in applications such as switched mode power supplies, DC to DC converters, **PWM** motor controls, bridge circuits and general purpose switching applications.


### FEATURES

- $R_{DS(ON)} = 5.0\Omega @ V_{GS} = 10V$
- Ultra low gate charge(11nC max.)
- Low reverse transfer capacitance ( $C_{RSS} = 5pF$  typical)
- Fast switching capability
- 100% avalanche energy specified
- Improved dv/dt capability
- 150°C operation temperature



### PRODUCT SUMMARY

$I_D$ (A)	2
$V_{DSS}$ (V)	600
$R_{DS(ON)}$ ( $\Omega$ )	5.0 @ $V_{GS} = 10V$
$Q_G$ (nC) max.	11



ABSOLUTE MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise specified)				
SYMBOL	PARAMETER	TEST CONDITIONS	VALUE	UNIT
$V_{DSS}$	Drain to Source voltage	$T_J=25^\circ\text{C}$ to $150^\circ\text{C}$	600	V
$V_{DGR}$	Drain to Gate voltage	$R_{GS}=20\text{ k}\Omega$	600	
$V_{GS}$	Gate to Source voltage		$\pm 30$	
$I_D$	Continous Drain Current	$T_C=25^\circ\text{C}$	2	A
		$T_C=100^\circ\text{C}$	1.24	
$I_{DM}$	Pulsed Drain current(Note 1)		8	
$I_{AR}$	Avalanche current(Note 1)		2	
$E_{AR}$	Repetitive avalanche energy(Note 1)	$I_{AR}=2\text{ A}$ , $R_{GS}=50\Omega$ , $V_{GS}=10\text{ V}$	4.5	mJ
$E_{AS}$	Single pulse avalanche energy (Note 2)	$I_{AS}=2\text{ A}$ , $L = 64\text{ mH}$	140	
$dv/dt$	Peak diode recovery $dv/dt$ (Note 3)		4.5	V/ns
$P_D$	Total power dissipation	$T_C=25^\circ\text{C}$	TO-251/ TO-252	44
			TO-220AB	54
			TO-220F	23
$T_J$	Operation junction temperature		-55 to 150	°C
$T_{STG}$	Storage temperature		-55 to 150	
$T_L$	Maximum soldering temperature, for 10 seconds	1.6mm from case	300	
	Mounting torque, #6-32 or M3 screw		10 (1.1)	lbf·in (N·m)

Note: 1.Repetitive rating: pulse width limited by junction temperature.

2. $I_{AS} = 2\text{ A}$ ,  $V_{DD} = 50\text{ V}$ ,  $L = 64\text{ mH}$ ,  $R_{GS} = 25\Omega$ , starting  $T_J=25^\circ\text{C}$ .

3. $I_{SD} \leq 2.4\text{ A}$ ,  $di/dt \leq 200\text{ A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(BR)DSS}$ , starting  $T_J=25^\circ\text{C}$ .


THERMAL RESISTANCE						
SYMBOL	PARAMETER		Min.	Typ.	Max.	UNIT
$R_{th(j-c)}$	Thermal resistance, junction to case	TO-251/ TO-252			2.9	°C/W
		TO-220AB			2.35	
		TO-220F			5.5	
$R_{th(j-a)}$	Thermal resistance, junction to ambient	TO-251/TO-252			100	°C/W
		TO-220AB			62.5	
		TO-220F			62.5	

ABSOLUTE MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise specified)						
SYMBOL	PARAMETER	TEST CONDITIONS	Min.	Typ.	Max.	UNIT
$V_{(\text{BR})\text{DSS}}$	Drain to Source breakdown voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	600			V
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown voltage temperature coefficient	$I_D=250\mu\text{A}, V_{DS}=V_{GS}$		0.4		$^\circ\text{C}$
$I_{\text{DSS}}$	Drain to source leakage current	$V_{DS}=600\text{V}, V_{GS}=0\text{V}$	$T_C=25^\circ\text{C}$		10	$\mu\text{A}$
		$V_{DS}=480\text{V}, V_{GS}=0\text{V}$	$T_C=125^\circ\text{C}$		100	
$I_{\text{GSS}}$	Gate to source forward leakage current	$V_{GS}=30\text{V}, V_{DS}=0\text{V}$			100	nA
	Gate to source forward leakage current	$V_{GS}=-30\text{V}, V_{DS}=0\text{V}$			-100	
$R_{\text{DS}(\text{ON})}$	Static drain to source on-state resistance	$I_D=1.0\text{A}, V_{GS}=10\text{V}$		3.5	5	$\Omega$
$V_{\text{GS}(\text{TH})}$	Gate threshold voltage	$V_{GS}=V_{DS}, I_D=250\mu\text{A}$	2.0		4	V
$C_{\text{ISS}}$	Input capacitance	$V_{DS}=25\text{A}, V_{GS}=0\text{V}, f=1\text{MHz}$		270	350	pF
$C_{\text{OSS}}$	Output capacitance			40	50	
$C_{\text{RSS}}$	Reverse transfer capacitance			5.5	7	
$t_{d(\text{ON})}$	Turn-on delay time	$V_{DD}=300\text{V}, V_{GS}=10\text{V}, I_D=2.4\text{A}, R_{GS}=25\Omega$ (Note 1, 2)		10	30	ns
$t_r$	Rise time			25	60	
$t_{d(\text{OFF})}$	Turn-off delay time			20	50	
$t_f$	Fall time			25	60	
$Q_G$	Total gate charge	$V_{DD}=480\text{V}, V_{GS}=10\text{V}, I_D=2.4\text{A}$ (Note 1,2)		9	11	uC
$Q_{GS}$	Gate to source charge			1.5		
$Q_{GD}$	Gate to drain charge (Miller charge)			4.5		


SOURCE TO DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise specified)						
SYMBOL	PARAMETER	TEST CONDITIONS	Min.	Typ.	Max.	UNIT
$V_{SD}$	Diode forward voltage	$I_{SD}=2\text{A}, V_{GS}=0\text{V}$			1.4	V
$I_s$ ( $I_{SD}$ )	Continuous source to drain current	Integral reverse P-N junction diode in the MOSFET			2	A
$I_{SM}$	Pulsed source current				8	
$t_{rr}$	Reverse recovery time	$I_{SD}=2.4\text{A}, V_{GS}=0\text{V}, dI_F/dt=100\text{A}/\mu\text{s}$		180		ns
$Q_{rr}$	Reverse recovery charge			0.7		uC

Note: 1. Pulse test: Pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .

2. Essentially independent of operating temperature.




## **ORDERING INFORMATION SCHEME**










## ■ TEST CIRCUITS AND WAVEFORMS

**Fig.1A Peak diode recovery dv/dt test circuit**



**Fig.1B Peak diode recovery dv/dt waveforms**



**■ TEST CIRCUITS AND WAVEFORMS(Cont.)**
**Fig.2A** Switching test circuit

**Fig.2B** Switching Waveforms

**Fig.3A** Gate charge test circuit

**Fig.3B** Gate charge waveform

**Fig.4A** Unclamped Inductive switching test circuit

**Fig.4B** Unclamped Inductive switching waveforms


## ■ TYPICAL CHARACTERISTICS

Fig.1 Drain current vs. Drain-source breakdown voltage




Fig.2 Drain current vs. gate threshold voltage




Fig.3 Drain-source on-state resistance characteristics









Fig.4 Drain current vs. source-drain voltage



**Case Style**
**Nell High Power Products**
**TO-251  
(I-PAK)**

**TO-252  
(D-PAK)**

**TO-220AB**


All dimensions in millimeters(inches)

## Case Style

