



2N6354



JEDEC TO-3

H-1570

120-V, 10-A, 140-W Silicon N-P-N Transistor

For Switching Applications in
Military and Industrial Equipment

Features:

- High $V_{CEO(sus)}$: 120 V
- Maximum safe-area-of operation curves
- Low saturation voltage: $V_{CE(sat)} \leq 0.5$ V
- Fast switching speeds at $I_C = 5$ A:
 - $t_r \leq 0.3$ μ s
 - $t_s \leq 1$ μ s
 - $t_f \leq 0.2$ μ s
- High dissipation rating: $P_T = 80$ W at 100°C
 $= 140$ W at 25°C

RCA type 2N6354® is an epitaxial silicon n-p-n power transistor with a multiple-emitter-site structure. The device is supplied in the JEDEC TO-3 package.

Typical high-speed switching applications for the 2N6354 include switching-control amplifiers operated from a 48-V (nominal) power supply, power gates, switching regulators, dc-dc converters, and power oscillators.

• Formerly RCA Dev. No. TA7534.

MAXIMUM RATINGS, *Absolute-Maximum Values*:

*COLLECTOR-TO-BASE VOLTAGE	V_{CBO}	150	V
COLLECTOR-TO-EMITTER VOLTAGE:			
With base open, sustaining	$V_{CEO(sus)}$	120	V
* With external base-to-emitter resistance (R_{BE}) = 500 Ω	V_{CEX}	130	V
*EMITTER-TO-BASE VOLTAGE	V_{EBO}	6.5	V
*COLLECTOR CURRENT (Continuous)	I_C	10	A
COLLECTOR CURRENT (Peak)		12	A
*BASE CURRENT (Continuous)	I_B	5	A
*TRANSISTOR DISSIPATION:	P_T		
At case temperatures up to 25°C and V_{CE} up to 25 V		140	W
At case temperature of 100°C and V_{CB} of 20 V		80	W
At case temperatures up to 25°C and V_{CE} above 25 V		See Figs. 1 & 2	
At case temperatures above 25°C and V_{CE} above 25 V		See Figs. 1, 2, & 4	
*TEMPERATURE RANGE:			
Storage & Operating (Junction)		-65 to 200	°C
*PIN TEMPERATURE (During Soldering):			
At distance $\geq 1/32$ in. (0.8 mm) from case for 10 s max.		230	°C

*In accordance with JEDEC registration data format JS-6 RDF-1.

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_C) = 25°C unless otherwise specified.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS						LIMITS		UNITS	
		DC VOLTAGE (V)				DC CURRENT (A)		2N6354			
		V _{CE}	V _{CB}	V _{EB}	V _{BE}	I _C	I _B	MIN.	MAX.		
Collector-Cutoff Current With emitter open	I _{CBO}		150					—	5	mA	
With base open	I _{CEO}	100					0	—	20		
With base-emitter junction reverse-biased	I _{CEV}	140			0			—	10		
At $T_C = 125^\circ\text{C}$	I _{CEV}	140			0			—	20		
Emitter-Cutoff Current	I _{EBO}			6.5		0		—	5	mA	
Emitter-to-Base Voltage	V _{VEBO}						0.005	6.5	—	V	
Collector-to-Emitter-Voltage: At breakdown, with base open	V _{(BR)CEO}					0.2	0	120 ^b	—	V	
With external base-to-emitter resistance ($R_{BE} \leq 100 \Omega$)	V _{CER(sus)} ^f					0.2	0	130 ^b	—		
Saturation Voltage: Collector-to-Emitter	V _{CE(sat)}					5 ^a 10 ^a	0.5 1.0	—	0.5 1	V	
Base-to-Emitter	V _{BE(sat)}					5 ^a 10 ^a	0.5 1.0	—	1.3 2		
DC Forward Current Transfer Ratio	h_{FE}	2 2				5 ^a 10 ^a		20 10	150 100		
Forward-Bias Second-Breakdown Collector Current ^d	I _{S/b} ^c	25 45						5.5 0.5	—	A	
Second-Breakdown Energy (With base reverse biased, $R_{BE}=51 \Omega$, $L=25 \mu\text{H}$)	E _{S/b} ^g			1		5		0.3	—	mJ	
Magnitude of Common Emitter, Small-Signal, Short-Circuit Forward Current Transfer Ratio ($f = 10 \text{ MHz}$)	h_{fe}	10				1		8	—		
Saturated Switching Time: (See Figs. 11 & 12) Rise Time	t _r					5 10	0.5 ^e 1 ^e	—	0.3 1	μs	
Storage Time	t _{s1}	V _{CC} = 30				5 10	0.5 ^e 1 ^e	—	1		
Storage Time (No Load)	t _{s2}					0.5	0.5 ^e	—	0.6 2		
Fall Time	t _f					5 10	0.5 ^e 1 ^e	—	0.2 0.2		
Output Capacitance ($f = 1 \text{ MHz}$)	C _{obo}		10					—	300	pF	
Thermal Resistance: Junction-to-Case	R _{θJC}	20				1		—	1.25	°C/W	

^aIn accordance with JEDEC registration data format JS-6 RDF-1.^dPulsed; 1-s non-repetitive pulse.^bPulsed: pulse duration $\leq 350 \mu\text{s}$, duty factor = 2%.^eI_{B1} = I_{B2} = value shown.^bCAUTION: The collector-to-emitter voltages, V_{(BR)CEO} and V_{CER(sus)}, MUST NOT be measured on a curve tracer. These voltages should be measured by means of the test circuit shown in Fig.5.^fL = 15 mH^cI_{S/b} is defined as the current at which second breakdown occurs at a specified collector voltage with the emitter-base junction forward-biased for transistor operation in the active region.^gE_{S/b} is defined as the energy at which second breakdown occurs under specified reverse bias conditions. E_{S/b} = $\frac{1}{2}L^2I$ where L is a series load or leakage inductance and I is the peak collector current.




Fig.1—Maximum operating areas.

92CS-20133




Fig.2—Derating curves.




Fig.3—Thermal-cycling rating chart.






Fig.4—Maximum operating areas.

Fig.5—Circuit used to measure voltages $V_{(BR)CEO}$ and $V_{cer(sus)}$.

NOTE: The voltages, $V_{(BR)CEO}$ and $V_{cer(sus)}$, are acceptable when the trace falls to the right of and above point "A"

Fig.6—Oscilloscope display for $V_{(BR)CEO}$ and $V_{cer(sus)}$ measurement (test circuit shown in Fig.5).




Fig. 7—Typical transfer characteristics.




Fig. 8—Typical output characteristics.




Fig. 9—Typical normalized dc beta characteristics.




Fig. 10—Typical saturation voltage characteristics.




Fig. 11—Circuit used to measure switching times.




Fig. 12—Phase relationship between input and output currents showing reference points for specification of switching times (test circuit shown in Fig. 11).




Fig. 13—Typical rise- and fall-time characteristics.




Fig. 14—Typical storage-time characteristics.

TERMINAL CONNECTIONS

Pin 1 — Base
Pin 2 — Emitter

Mounting Flange, Case — Collector