

2N6412, 2N6413 NPN (SILICON)

2N6414, 2N6415 PNP


COMPLEMENTARY PLASTIC SILICON ANNULAR POWER TRANSISTORS

... designed for low power audio amplifier and low current, high-speed switching applications.

- Low Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 40 \text{ Vdc (Min)} - 2N6412, 2N6414$
 $= 60 \text{ Vdc (Min)} - 2N6413, 2N6415$
- High Current-Gain – Bandwidth Product –
 $f_T = 50 \text{ MHz (Min)} @ I_C = 100 \text{ mAdc}$
- DC Current Gain Specified at 0.2, 1.0, 2.0 and 4.0 Adc
- Collector-Emitter Saturation Voltage Specified at 0.5, 1.0, 2.0 and 4.0 Adc
- Pin Compatible With TO-220AB Package

4 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

40, 60 VOLTS
15 WATTS





*MAXIMUM RATINGS

Rating	Symbol	2N6412 2N6414	2N6413 2N6415	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	Vdc
Collector-Base Voltage	V_{CBO}	60	80	Vdc
Emitter-Base Voltage	V_{EBO}	6.0		Vdc
Collector Current – Continuous	I_C	4.0		Adc
– Peak		8.0		
Base Current	I_B	1.0		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	15		Watts
Derate Above 25°C		0.12		
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	8.34	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.295	0.305	7.490	7.750
B	0.095	0.105	2.410	2.670
C	0.425	0.435	10.800	11.050
D	0.020	0.025	0.508	0.660
E	0.145	0.155	3.680	3.940
F	0.093 TP		2.360 TP	
G	0.025	0.035	0.635	0.889
H	0.148	0.158	3.750	4.010
J	0.115	0.118	2.920	3.000
K	0.595	0.645	15.110	16.380
L	0.015	0.025	0.381	0.635
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
N	0.045	0.055	1.140	1.400
P	0.085	0.095	2.160	2.410

CASE 77-03

2N6412, 2N6413 NPN/2N6414, 2N6415 PNP (continued)

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 10 \text{ mAdc}$, $I_B = 0$) 2N6412, 2N6414 2N6413, 2N6415	$V_{CE(sus)}$	40 60	— —	Vdc
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) 2N6412, 2N6414 2N6413, 2N6415	I_{CEO}	— —	100 100	μAdc
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) 2N6412, 2N6414 2N6413, 2N6415	I_{CEX}	— —	1.0 1.0	μAdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 125^\circ\text{C}$) ($V_{CE} = 40 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 125^\circ\text{C}$) 2N6412, 2N6414 2N6413, 2N6415		— —	0.1 0.1	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	μAdc

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 200 \text{ mAdc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	40 25 20 5.0	250 — — —	—
Collector-Emitter Saturation Voltage ($I_C = 500 \text{ mAdc}$, $I_B = 50 \text{ mAdc}$) ($I_C = 1.0 \text{ Adc}$, $I_B = 100 \text{ mAdc}$) ($I_C = 2.0 \text{ Adc}$, $I_B = 200 \text{ mAdc}$) ($I_C = 4.0 \text{ Adc}$, $I_B = 800 \text{ mAdc}$)	$V_{CE(sat)}$	— — — —	0.4 0.6 0.8 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 200 \text{ mAdc}$)	$V_{BE(sat)}$	—	1.8	Vdc
Base-Emitter on Voltage ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.8	Vdc


DYNAMIC CHARACTERISTICS

Current Gain — Bandwidth Product ($I_C = 100 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 10 \text{ MHz}$)	f_T	50	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_C = 0$) $f = 0.1 \text{ MHz}$) 2N6412, 2N6413 2N6414, 2N6415	C_{ob}	— —	50 70	pF
Small-Signal Current Gain ($I_C = 200 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	10	—	—

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



FOR PNP TEST CIRCUIT, REVERSE ALL POLARITIES

FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown (See AN-415A).

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



NPN
2N6412, 2N6413

PNP
2N6414, 2N6415

FIGURE 8 — DC CURRENT GAIN





FIGURE 9 — "ON" VOLTAGES





FIGURE 10 — TEMPERATURE COEFFICIENTS

